Physical design engineer serp_jobs.h1.location_city
serp_jobs.job_alerts.create_a_job
Physical design engineer • usa
Physical Design Engineer
MetaOption, LLCMilpitas, CA, USPhysical Design Engineer
AlteraSan Jose, CA, United States- serp_jobs.job_card.promoted
ASIC Physical Design Engineer
Efficient ComputerSan Francisco, CA, USPhysical Design Engineer
P Chappel Associates IncSanta Clara, CA, USPhysical Design Engineer
ACL DigitalAustin, TX, United States- serp_jobs.job_card.promoted
Physical Design Engineer
Etched.ai, Inc.San Jose, CA, United StatesPhysical Design Application Engineer
SynopsysVirginia Beach, VA, United States- serp_jobs.job_card.promoted
Physical Design Engineer
P. Chappel Associates, Inc.San Jose, CA, US- serp_jobs.job_card.promoted
Physical Design Engineer
RecootySan Francisco, CA, US- serp_jobs.job_card.promoted
Physical Design Engineer
Apple Inc.Sunnyvale, CA, United StatesPhysical Design Engineer
EtchedSan Jose, CA, US- serp_jobs.job_card.promoted
Physical Design Engineer
Broadcom Inc.San Jose, CA, United StatesSTA Physical Design Engineer
PDDN INC.Irvine, CA, USPhysical Design Engineer
Celestial AIIrvine, CA, US- serp_jobs.job_card.promoted
Physical Design Engineer
Bitdeer GroupSan Jose, CA, United States- serp_jobs.job_card.promoted
Physical Design Engineer
AmazonBoston, MA, United States- serp_jobs.job_card.promoted
Physical Design Engineer
Sintegra Inc.San Francisco, California, United States- serp_jobs.job_card.promoted
Physical Design Engineer, Staff
QualcommSanta Clara, CA, United StatesSenior Physical Design Engineer
Credo Semiconductor, Inc.San Jose, CA, USPhysical Design Engineer
MetaOption, LLCMilpitas, CA, US- serp_jobs.job_card.full_time
Job Description
Job Description
Physical Design Engineer – Milpitas, CA
We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers advanced System-on-Chip solutions across multiple emerging technologies. They provide high-performance custom solutions for cutting-edge applications. You'll collaborate with customers, frontend, and integration teams to ensure successful tape-outs, contributing across all phases of physical design. Profile of preferred candidate includes 10 + years of hands-on experience, custom ASIC, strong communication skills, experience with multiple tape outs from inception, small company experience. Local candidates are preferred.
Key Responsibilities :
- Pre-layout STA for feasibility and timing constraint validation
- Chip / block-level floorplanning and pin assignment
- Clock spec review and clock tree synthesis
- Placement, routing, and timing optimization
- Sign-off tasks : RC extraction, STA, IR-drop analysis, and physical verification
- Customer meetings and technical presentations
Qualifications :
Powered by JazzHR
sTV5H5Gx3Y