Talent.com
ASIC Failure Analysis Engineer
ASIC Failure Analysis EngineerTata Consultancy Services • San Jose, CA
ASIC Failure Analysis Engineer

ASIC Failure Analysis Engineer

Tata Consultancy Services • San Jose, CA
[job_card.30_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Must Have Technical/Functional Skills

  • Bachelor’s in electrical/Electronics Engineering or related required. Master's Preferred
  • 5+ years of experience in failure analysis field (preferably semiconductor).
  • Semiconductor technology and process knowledge (Fab, Assembly, and Advanced Packaging).
  • Should have good knowledge and understanding of the Failure Analysis Techniques used in the nanometer semiconductor manufacturing technologies like 14nm, 10nm, 7nm, etc.
  • Knowledge on FA techniques like Cross sectioning, X-ray, CSAM, TDR, FIB, SEM, and TEM is required.
  • Fundamental knowledge of fault isolation technique, ATE, Scan/ATPG debug preferred.
  • Good understanding of transistor functions and basic electronics.
  • Knowledge of JEDEC IC Qualification tests and requirements is beneficial.
  • Innovative and Creative with troubleshooting techniques.
  • Enjoy hands-on work and working in a lab environment.
  • Good customer and vendor management skills.

· Ability to work well in cross-functional teams in a fast-paced, collaborative team environment.

· Ability to work independently, multi-task, and pay good attention to details.

Experience Required

  • 5+ years of experience in failure analysis field (preferably semiconductor), Semiconductor technology and process knowledge (Fab, Assembly, and Advanced Packaging).

Roles & Responsibilities

  • Conduct Root cause analysis of reliability tests or field failures and propose corrective act ions.

·Develop and implement standard processes for failure analysis.

  • Coordinate all the logistics and instructions to direct the failure analysis process and carry out FA function in a systematic way.

·Document and report failure analysis results to management.

  • Function as a technical resource for failure analysis questions.

·Develop and maintain relationships with vendors and suppliers.



#LI-CM2
[job_alerts.create_a_job]

ASIC Failure Analysis Engineer • San Jose, CA

[internal_linking.similar_jobs]
Engineer - Failure Analysis CA

Engineer - Failure Analysis CA

SMS InfoComm • Santa Clara, CA, United States
[job_card.full_time]
The Failure Analysis Engineer uses procedures and instructions to initiate the analysis process when product failure occurs.Investigations are researched for root causes with analysis documented, r...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Principal ASIC verification Engineer

Principal ASIC verification Engineer

Nokia • San Jose, CA, United States
[job_card.full_time]
In an increasingly connected world, the pandemic has highlighted just how essential telecom networks are to keeping society running.With the recent acquisition of Infinera, we've united two industr...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Engineer

Senior ASIC Engineer

Affinity Executive Search • San Jose, CA, United States
[job_card.full_time]
Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a.This role is ideal for engineers with.Lead ASIC/SoC architecture and micro-architecture develop...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Lead ASIC Design Verification Engineer, Amazon Leo

Lead ASIC Design Verification Engineer, Amazon Leo

Amazon • Sunnyvale, CA, United States
[job_card.permanent]
Amazon Leo is Amazon's low Earth orbit satellite network.Our mission is to deliver fast, reliable internet connectivity to customers beyond the reach of existing networks.From individual households...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Failure Analysis

Failure Analysis

Apex Informatics • Mountain View, CA, United States
[job_card.full_time]
Perform Category I Services level.Perform "Level 1" (system-level) triage and support internal BUs with "Level 2" (module-level) fault isolation of both field returns and internal escalations.Use a...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
ASIC Verification Engineer

ASIC Verification Engineer

HPE • Sunnyvale, CA, United States
[job_card.full_time]
This role has been designed as ‘Hybrid’ with an expectation that you will work on average 2 days per week from an HPE office.Hewlett Packard Enterprise is the global edge-to-cloud company advancing...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Engineer

Senior ASIC Engineer

The PJF Group • San Jose, CA, United States
[job_card.full_time]
Why is This a Great Opportunity.Leading custom ASIC and SoC development company with a pipeline of new technology projects for top companies.Employees are real contributors, often working independe...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Principal ASIC Verification Engineer

Principal ASIC Verification Engineer

Cornelis Networks • San Jose, CA, United States
[job_card.full_time]
Cornelis Networks delivers the world's highest performance scale-out networking solutions for AI and HPC datacenters.Our differentiated architecture seamlessly integrates hardware, software and sys...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Engineer

Senior ASIC Engineer

Palo Alto Networks • Santa Clara, CA, United States
[job_card.full_time]
At Palo Alto Networks®, we're united by a shared mission-to protect our digital way of life.We thrive at the intersection of innovation and impact, solving real-world problems with cutting-edge tec...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Digital Design Engineer - ASIC

Digital Design Engineer - ASIC

Gyga Force • San Jose, CA, United States
[job_card.full_time]
Our client develops specialized semiconductor solutions for the edge, building processors capable of running AI workloads alongside bandwidth‑intensive sensors and wireless platforms.Their systems ...[show_more]
[last_updated.last_updated_30] • [promoted]
ASIC/SoC Design Verification Engineer

ASIC/SoC Design Verification Engineer

TETRAMEM INC • San Jose, CA, United States
[job_card.full_time]
Collaborate with design engineers and architects to define, document and implement detailed test plans for the SoC design verification.Build and maintain infrastructure/environment for automation v...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Lead IC Applications Engineer

Lead IC Applications Engineer

Coherent • Santa Clara, CA, United States
[job_card.full_time]
Coherent's Integrated Circuit team designs & develops ASICs for high-speed fiber optic communications and other applications.This group has delivered more than one billion ICs over the past 25 year...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
ASIC/SoC Design Verification Engineer

ASIC/SoC Design Verification Engineer

TetraMem Inc • Fremont, CA, United States
[job_card.full_time]
TetraMem is a fast-growing well-funded startup company working on the next generation of computing platforms with unique ReRAM-based in-memory computing technologies.We are hiring in multiple posit...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Failure Analysis Engineer (All Levels)

Failure Analysis Engineer (All Levels)

Figure AI • San Jose, CA, United States
[job_card.full_time]
Figure is an AI robotics company developing autonomous general-purpose humanoid robots.The goal of the company is to ship humanoid robots with human level intelligence.Its robots are engineered to ...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Principal Engineer, ASIC Design Verification

Principal Engineer, ASIC Design Verification

Ayar Labs • San Jose, CA, United States
[job_card.full_time]
Principal Engineer, ASIC Design Verification.Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light.As pioneers of co-packaged optics (CPO), we are using light instead of ...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
ASIC Design Engineer

ASIC Design Engineer

Sql Pager LLC • San Jose, CA, United States
[job_card.full_time]
IP and/or chip level micro-architectures, implementation, and validation.Develop algorithmic computation engines, NAND memory controller, and so on.Write up micro-architecture and design document a...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
ASIC Engineer, Infra Silicon Enablement (Host & Userspace)

ASIC Engineer, Infra Silicon Enablement (Host & Userspace)

Meta • Sunnyvale, CA, United States
[job_card.full_time]
ASIC Engineer, Infra Silicon Enablement (Host & Userspace).ASIC Engineer, Infra Silicon Enablement (Host & Userspace).Meta is hiring ASIC Engineers within the Infrastructure organization.As an ASIC...[show_more]
[last_updated.last_updated_30] • [promoted]
Server Finite Element Analysis (FEA) Engineer

Server Finite Element Analysis (FEA) Engineer

Qualcomm • Santa Clara, CA, United States
[job_card.full_time]
Engineering Group, Engineering Group >.Qualcomm Data Center team is developing High performance, Energy efficient server solution for data center applications.We are looking for highly talented, in...[show_more]
[last_updated.last_updated_variable_days] • [promoted]