Senior Digital Design Engineer

Basic Qualifications

Requires a Bachelor’s degree in Electrical Engineering, or a related Science, Engineering or Mathematics field. Also requires 5+ years of job-related experience, or a Master's degree plus 3 years of job-related experience.

CLEARANCE REQUIREMENTS:

Department of Defense TS/SCI security clearance is preferred at time of hire. Candidates must be able to obtain a TS/SCI clearance within a reasonable amount of time from date of hire. Applicants selected will be subject to a Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, citizenship is required.

Responsibilities for this Position

ROLE AND POSITION OBJECTIVES:

GDMS has an immediate opening for a Senior Digital Design Engineer. This position provides an opportunity to further advance the cutting-edge technology that supports some of our nation’s core defense/intelligence services and systems. GDMS employees work closely with esteemed customers to develop solutions that allow them to carry out high-stakes national security missions.

Senior Digital Design Engineers research, design, develop and test electronic equipment and systems at GDMS including: radar detection/communications equipment and systems, circuitry components, computers, and Digital Signal Processing equipment.

The Senior Digital Design Engineer will:

• Exercise creative thinking and ideation to advance our business performance.
• Deliver innovative, flexible, integrated solutions to meet customers changing business needs.
• Support and engage in programs, projects and practices behind the GDMS culture and strategy, and comply with all policies and procedures.
• Follow industry and department trends and developments to ensure GDMS services are consistent with, and/or superior to, industry best practices.
• Provide technical leadership and/or direction to lower level designers

Experience:

• Experience with schematic capture
• Extensive experience designing multi-layer Printer Circuit Boards with controlled impedance layers and blind micro-vias
• Able to analyze and test for signal integrity, crosstalk, etc.
• Familiar with several families of Micro Processors, Micro Controllers, FPGAs and System-on-Chips
• Demonstrates initiative on assignments, exercises strong independent judgment
• Able to technically lead/mentor less senior engineers

Preferred Experience:

• Preferred experience Allegro and/or Mentor design tools
• High Reliability or Space experience
• Experience with Worst Case Analysis, Stress Analysis

Our Commitment to You:

• An exciting career path with opportunities for continuous learning and development.
• Research oriented work, alongside award winning teams developing practical solutions for our nation’s security
• Flexible schedules with every other Friday off work, if desired (9/80 schedule)
• Competitive benefits, including 401k matching, flex time off, paid parental leave, healthcare benefits, health & wellness programs, employee resource and social groups, and more
• See more at

Workplace Options:

This position is fully on-site, OR Hybrid/Flex as desired.
While on-site, you will be a part of the

#LI-Hybrid

#CJ1

Target salary range: USD $121, - USD $134,;This estimate represents the typical salary range for this position based on experience and other factors (geographic location, etc.). Actual pay may vary. This job posting will remain open until the position is filled.