Talent.com
Senior Process Design Kit (PDK) LVS Flow engineer
Senior Process Design Kit (PDK) LVS Flow engineerPsiQuantum • Palo Alto, CA, United States
Senior Process Design Kit (PDK) LVS Flow engineer

Senior Process Design Kit (PDK) LVS Flow engineer

PsiQuantum • Palo Alto, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Senior Process Design Kit (PDK) LVS Flow Engineer

Quantum computing holds the promise of humanity’s mastery over the natural world, but only if we can build a real quantum computer. PsiQuantum is on a mission to build the first real, useful quantum computers, capable of delivering the world‑changing applications that the technology has long promised. We know that means we will need to build a system with roughly 1 million qubits that supports fault tolerant error correction within a scalable architecture, and a data center footprint.

By harnessing the laws of quantum physics, quantum computers can provide exponential performance increases over today’s most powerful supercomputers, offering the potential for extraordinary advances across a broad range of industries including climate, energy, healthcare, pharmaceuticals, finance, agriculture, transportation, materials design, and many more.

PsiQuantum has determined the fastest path to delivering a useful quantum computer, years earlier than the rest of the industry. Our architecture is based on silicon photonics which gives us the ability to produce our components at Tier‑1 semiconductor fabs such as GlobalFoundries where we leverage high‑volume semiconductor manufacturing processes, the same processes that are already producing billions of chips for telecom and consumer electronics applications. We also benefit from the quantum mechanics reality that photons don’t feel heat or electromagnetic interference, allowing us to take advantage of existing cryogenic cooling systems and industry standard fiber connectivity.

In 2024, PsiQuantum announced two government‑funded projects to support the build‑out of our first Quantum Data Centers and utility‑scale quantum computers in Brisbane, Australia and Chicago, Illinois. Both projects are backed by nations that understand quantum computing’s potential impact and the need to scale this technology to unlock that potential. And we won’t just be building the hardware, but also the fault tolerant quantum applications that will provide industry‑transforming results.

Quantum computing is not just an evolution of the decades‑old advancement in compute power. It provides the key to mastering our future, not merely discovering it. The potential is enormous, and we have the plan to make it real. Come join us.

There’s much more work to be done and we are looking for exceptional talent to join us on this extraordinary journey!

Job Summary

We are actively seeking an experienced PDK LVS Flow engineer. In this pivotal role, you will be responsible for developing, validating, and maintaining the Layout Versus Schematic (LVS) verification flow within our Photonics Process Design Kits.

Your expertise in netlist extraction, comparison, and manipulation is essential to ensuring a robust design flow, leading to accurate and efficient physical implementations of our leading‑edge Photonics circuits.

You utilize your coding skills to establish an LVS verification flow within our design environment. You leverage collaborative version control systems, preferably Git, to maintain the high‑quality and integrity of our PDKs.

You support the design and layout teams for LVS‑related issues, especially during the tape‑out phase.

Responsibilities

  • Establish and maintain a robust LVS verification flow using Klayout and Python.
  • Define, implement, and validate netlist extraction rules from our Photonics circuits within the PDK, ensuring precise device and connectivity recognition.
  • Develop robust tools for comprehensive netlist manipulation, comparison, and verification to ensure alignment between layout and schematic netlists.
  • Maintain, validate, and release new versions of our PDKs, ensuring accuracy and performance.
  • Provide support and assistance to layout and design teams throughout the tape‑out phase.
  • Drive essential interactions among our foundry, process, circuit design, layout, and test teams to ensure seamless implementation of our advanced photonics circuits.

Experience / Qualifications

  • Advanced degree in Computer Science, Electrical Engineering, or a related field.
  • Minimum of 5 years’ experience in a similar role, with strong focus on LVS.
  • Experience with Silicon Photonics design, particularly with complex circuits.
  • Proficiency in Python coding and scripting languages, with a focus on robust, clear, modular and testable code practices.
  • Required knowledge of KLayout; experience with gdsfactory preferred.
  • Demonstrated interest in quantum computing.
  • Highly focused, self‑motivated, and detail‑oriented.
  • Proven team player with the ability to work effectively across departments, sites, and time zones.
  • Excellent verbal and written communication skills.
  • PsiQuantum provides equal employment opportunity for all applicants and employees. PsiQuantum does not unlawfully discriminate on the basis of race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), gender identity, gender expression, national origin, ancestry, citizenship, age, physical or mental disability, military or veteran status, marital status, domestic partner status, sexual orientation, genetic information, or any other basis protected by applicable laws.

    Note : PsiQuantum will only reach out to you using an official PsiQuantum email address and will never ask you for bank account information as part of the interview process. Please report any suspicious activity to recruiting@psiquantum.com.

    We are not accepting unsolicited resumes from employment agencies.

    The ranges below reflect the target ranges for a new hire base salary. One is for the Bay Area (within 50 miles of HQ, Palo Alto), the second one (if applicable) is for elsewhere in the US (beyond 50 miles of HQ, Palo Alto). If there is only one range, it is for the specific location of where the position will be located. Actual compensation may vary outside of these ranges and is dependent on various factors including but not limited to a candidate's qualifications including relevant education and training, competencies, experience, geographic location, and business needs. Base pay is only one part of the total compensation package. Full time roles are eligible for equity and benefits. Base pay is subject to change and may be modified in the future.

    U.S. Base Pay Range

    $150,000—$185,000 USD

    Bay Area Pay Range

    $170,000—$202,000 USD

    Seniority level

    Mid‑Senior level

    Employment type

    Full‑time

    Job function

    Management and Manufacturing

    Industries

    Computer Hardware Manufacturing

    Referrals increase your chances of interviewing at PsiQuantum by 2x

    Get notified about new Senior Process Specialist jobs in Palo Alto, CA.

    #J-18808-Ljbffr

    [job_alerts.create_a_job]

    Senior Design • Palo Alto, CA, United States

    [internal_linking.related_jobs]
    FPGA Design Verification Engineer / Technical Lead II - VLSI

    FPGA Design Verification Engineer / Technical Lead II - VLSI

    Axelon Services Corporation • Mountain View, CA, US
    [job_card.full_time]
    Job Title : FPGA Design Verification Engineer / Technical Lead II - VLSI.We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the ar...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Clinical Supervisor (Master's Required)

    Clinical Supervisor (Master's Required)

    ACES • Santa Cruz, CA, US
    [job_card.full_time]
    ACES is driven to elevate the standards in the treatment of autism.Our team of Applied Behavior Analysis (ABA) clinicians is deeply committed to helping children with autism and related disorders r...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    P Chappel Associates Inc • San Jose, CA, US
    [job_card.full_time]
    Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a Senior ASIC Design Engineer to join their growing team in San Jose. This role is ideal for engin...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Package Design Engineer

    Senior Package Design Engineer

    P. Chappel Associates, Inc. • San Jose, CA, US
    [job_card.full_time]
    Our client is a global System-on-Chip innovator serving industries like AR / VR, ADAS, networking, and data storage.Headquartered in Yokohama with offices worldwide, Socionext delivers advanced semic...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Staff AI Engineer, Circuit Design (TFT & Pixel)

    Staff AI Engineer, Circuit Design (TFT & Pixel)

    Samsung lv • San Jose, California, United States
    [job_card.full_time]
    To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World’s Technol...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Systems Integration Engineer

    Systems Integration Engineer

    Zoox • Hayward, CA, US
    [job_card.full_time]
    We are inventors, builders, and doers, passionate and purposeful in the work we do.We have a once-in-a-century opportunity to reinvent personal transportation—and we need your help.As a Syste...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior RTL Design Engineer

    Senior RTL Design Engineer

    Mythic, Inc. • Palo Alto, CA, United States
    [job_card.full_time]
    We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. Mythic is building the future...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Production Engineer

    Senior Production Engineer

    CYNET Systems • Santa Clara, CA, US
    [job_card.full_time]
    Bachelor’s or Master’s degree in Computer Science, Engineering, or related field.Production Engineering, DevOps, or SRE roles within healthcare, medical device, or life sciences industries.Expertis...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior / Staff Platform Engineer / SRE

    Senior / Staff Platform Engineer / SRE

    Flow • Palo Alto, California, US
    [job_card.full_time]
    Senior / Staff Platform Engineer / SRE.Technology – Flow Engineering / Salaried, full-time / Hybrid.At Flow, we're on a mission to enhance living experiences across communities by lever...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    PLM Integration Engineer

    PLM Integration Engineer

    INTERACTION 24 LLC • Fremont, CA, US
    [job_card.full_time]
    Teamcenter Developer Must be able to work W2.Hybrid Fremont, CA or Tualatin, OR (must support West Coast hours).Top 3 Skill Qualification Questions. Teamcenter / SAP Integration (T4ST / CN4T).PLMSI ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Sr. System Engineer, Mechanical Design

    Sr. System Engineer, Mechanical Design

    Supermicro • San Jose, CA, United States
    [job_card.full_time]
    Supermicro is a Top Tier provider of advanced server, storage, and networking solutions for Data Center, Cloud Computing, Enterprise IT, Hadoop / Big Data, Hyperscale, HPC and IoT / Embedded customers...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Analog / mixed-signal IC Design Engineer - Acacia (Hybrid)

    Senior Analog / mixed-signal IC Design Engineer - Acacia (Hybrid)

    Cisco Systems, Inc. • San Jose, CA, United States
    [job_card.full_time]
    The application window is expected to close on 12 / 31 / 25.Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.This is a hybrid role wit...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Sr. 3D Process Engineer

    Sr. 3D Process Engineer

    Align Technology • San Jose, CA, US
    [job_card.full_time]
    Align Technology’s 3D Printing Process team is seeking a.This in-person role involves hands-on, in-lab research and development focused on advancing additive manufacturing process control.The...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Complex Case Manager - D-SNP (RN) (Temporary)

    Senior Complex Case Manager - D-SNP (RN) (Temporary)

    Central California Alliance for Health • Santa Cruz, CA, United States
    [job_card.full_time] +2
    This is a temporary position and the length of assignment is estimated to go from December 2025 to July 2026.The length of the assignment is always dependent on business need and dates may change.W...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Top-Tier Silicon Valley Role With Competitive Compensation, Bonuses & High Growth Potential

    Top-Tier Silicon Valley Role With Competitive Compensation, Bonuses & High Growth Potential

    HealthEcareers - Client • Scotts Valley, California, United States
    [job_card.full_time]
    Find a Career Where You Can Thrive—Not Just Another Job.At Schweiger Dermatology Group, we offer an opportunity to grow and excel in a supportive and dynamic environment. New York, New Jersey, Penns...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Small Format Team Leader

    Small Format Team Leader

    Target • Scotts Valley, US
    [job_card.full_time]
    Pay is based on several factors which vary based on position.These include labor markets and in some instances may include education, work experience and certifications. In addition to your pay, Tar...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior AI Engineer LLM, RAG

    Senior AI Engineer LLM, RAG

    A • Sunnyvale, California, United States
    [job_card.full_time]
    Our Wayfinder team is building scalable, certifiable autonomy systems to power the next generation of commercial aircraft. Our team of experts is driving the maturation of machine learning and other...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Systems Engineer (Contract)

    Senior Systems Engineer (Contract)

    Blue Star Partners LLC • Pleasanton, CA, US
    [job_card.full_time]
    Pleasanton, CA – 100% onsite – Local candidates only.Strong potential for extension / direct hire.Hours over 40 will be paid at Time and a Half. The Senior Systems Engineer (Contract) will...[show_more]
    [last_updated.last_updated_30] • [promoted]