Talent.com
Principal ASIC Digital Verification Engineer- IP Development
Principal ASIC Digital Verification Engineer- IP DevelopmentSynopsys, Inc. • Sunnyvale, CA, United States
Principal ASIC Digital Verification Engineer- IP Development

Principal ASIC Digital Verification Engineer- IP Development

Synopsys, Inc. • Sunnyvale, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Job Title : ASIC Digital Verification- Principal Engineer

We Are :

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You Are :

You are a highly experienced ASIC Verification professional, passionate about solving complex engineering challenges and driving technological excellence. With over 15 years of hands‑on experience, you bring a deep understanding of functional verification methodologies, particularly in RTL‑based IP cores that power mission‑critical applications in industries such as AI, automotive, and cloud infrastructure. Your technical acumen is matched by your ability to architect robust verification environments, make strategic decisions, and lead teams across global locations.

You thrive in dynamic, fast‑paced settings, where collaboration and innovation are at the forefront. Your expertise spans across protocols like DDR, PCIe, AMBA, Ethernet, USB, and MIPI, and you are well‑versed in UVM / VMM / OVM methodologies. You are not only proficient in SystemVerilog and object‑oriented verification, but you also leverage scripting and programming languages (C / C++, TCL, Perl, Python) to drive productivity and efficiency. Your commitment to quality is unwavering, and you have a keen eye for detail, ensuring coverage‑driven verification processes and assertion‑based checks are meticulously implemented.

What You’ll Be Doing :

  • Architecting and making strategic decisions on test bench design for IP core verification.
  • Developing comprehensive verification plans and specifications based on functional requirements.
  • Implementing robust test bench infrastructure and authoring advanced test cases using UVM / VMM / OVM.
  • Driving a coverage‑driven verification methodology to ensure thorough validation of IP functionality.
  • Leading technical aspects of the verification team, mentoring junior engineers and collaborating internationally.
  • Providing innovative verification solutions to enhance productivity, performance, and throughput.
  • Engaging in assertion‑based verification and coverage closure to guarantee high‑quality deliverables.
  • Collaborating with cross‑functional teams on functional safety and compliance standards, such as ISO26262 and FMEDA.

The Impact You Will Have :

  • Enable Synopsys to deliver world‑class, high‑performance IP cores to global customers in AI, automotive, and cloud sectors.
  • Enhance the robustness and reliability of verification processes, ensuring top‑tier quality for end‑customer applications.
  • Accelerate time‑to‑market for Synopsys IP products through optimized verification methodologies and best practices.
  • Drive collaboration and knowledge sharing across international teams, fostering a culture of innovation and excellence.
  • Support functional safety initiatives, contributing to the development of secure and compliant solutions for automotive and mission‑critical domains.
  • Influence architectural decisions and technical strategies that shape the future of semiconductor verification.
  • What You’ll Need :

  • Extensive hands‑on experience (15+ years) in ASIC / RTL verification for complex IP cores.
  • Deep knowledge of protocols such as DDR, PCIe, AMBA (AXI, CHI), SD / eMMC, Ethernet, USB, and MIPI.
  • Proficiency in verification methodologies : UVM, VMM, OVM; and SystemVerilog‑based, object‑oriented coding.
  • Strong skills in scripting / programming languages : C / C++, TCL, Perl, Python.
  • Experience in developing test environments, planning, coverage closure, and assertion‑based verification.
  • Exposure to functional safety standards (ISO26262, FMEDA) is highly advantageous.
  • Who You Are :

  • Innovative thinker with strong problem‑solving skills and attention to detail.
  • Effective communicator and collaborator, comfortable working in global, cross‑functional teams.
  • Natural leader and mentor, capable of guiding technical teams and driving project success.
  • Self‑motivated, able to work independently and proactively seek new solutions.
  • Adaptable and resilient in fast‑paced, challenging environments.
  • The Team You’ll Be A Part Of :

    You will join the Solutions Group at our Bangalore Design Center, collaborating with a diverse and talented team of architects, designers, and verification engineers across Synopsys’ global sites. The team is focused on developing advanced functional verification solutions for industry‑leading IP cores, supporting a wide range of applications from server farms and AI / machine learning to automotive systems. Together, you will drive innovation, quality, and scalability in every project.

    Rewards and Benefits :

    We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non‑monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

    #J-18808-Ljbffr

    [job_alerts.create_a_job]

    Verification Engineer • Sunnyvale, CA, United States

    [internal_linking.similar_jobs]
    Lead ASIC Verification Architect for IP Core Development

    Lead ASIC Verification Architect for IP Core Development

    Synopsys, Inc. • Sunnyvale, CA, United States
    [job_card.full_time]
    A leading semiconductor company in Sunnyvale is seeking an experienced ASIC Digital Verification Principal Engineer to architect and implement robust verification environments.The role demands expe...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal Verification Engineer

    Principal Verification Engineer

    OSI Engineering • San Jose, CA, United States
    [job_card.full_time]
    Principal Verification Engineer – OSI Engineering.A leading chip and silicon IP provider is seeking a talented Principal Verification Engineer to join its Memory Interconnect Design team.In this fu...[show_more]
    [last_updated.last_updated_30] • [promoted]
    ASIC Engineer, Design

    ASIC Engineer, Design

    Meta • Sunnyvale, CA, United States
    [job_card.full_time]
    Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration.ASIC Engineer,...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Sr Principal ASIC Design Verification Engineer (NetSec)

    Sr Principal ASIC Design Verification Engineer (NetSec)

    Palo Alto Networks • Santa Clara, CA, United States
    [job_card.full_time]
    Senior Design Verification Engineer.As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next‑generation firewall products meet or exceed industr...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal ASIC Design Engineer

    Principal ASIC Design Engineer

    Credo Semiconductor, Inc. • San Jose, CA, US
    [job_card.full_time]
    Salary : $180,000 $210,000 per year.Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most co...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    ASIC Design Principal Engineer

    ASIC Design Principal Engineer

    nEye Systems • Santa Clara, CA, US
    [job_card.full_time]
    Eye’s MEMS-based silicon photonics optical circuit switches (OCS) eliminate critical bottlenecks in AI processing by enabling direct optical connections among thousands of GPUs and memory uni...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    ASIC Design Engineer - Pixel IP DMA

    ASIC Design Engineer - Pixel IP DMA

    Apple Inc. • Cupertino, CA, United States
    [job_card.full_time]
    Cupertino, California, United States Hardware.Do you love creating sophisticated solutions to highly complex challenges? As part of our Hardware Technologies group, you’ll help design our next-gene...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Sr Principal ASIC Design Verification Engineer NetSec

    Sr Principal ASIC Design Verification Engineer NetSec

    Palo Alto Networks • Santa Clara, CA, United States
    [job_card.full_time]
    As a Design Verification engineer on the ASIC team, you will ensure that the ASICs in our groundbreaking next‑generation firewall products meet or exceed industry‑leading requirements for features,...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Design Engineer - Circuits & Mixed-Signal IP

    Senior ASIC Design Engineer - Circuits & Mixed-Signal IP

    NVIDIA • Santa Clara, CA, United States
    [job_card.full_time]
    A leading technology firm is seeking a Senior ASIC Design Engineer to join their Circuit Solutions Group.The role involves collaborating with teams to develop architecture for mixed-signal chips, d...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Design Verification Engineer

    Senior ASIC Design Verification Engineer

    Persimmons • San Jose, CA, US
    [job_card.full_time]
    Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We&r...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior ASIC Design Engineer – Clocks IP

    Senior ASIC Design Engineer – Clocks IP

    NVIDIA Corporation • Santa Clara, CA, United States
    [job_card.full_time]
    NVIDIA has continuously reinvented itself over two decades.Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parall...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    ASIC Design Verification Engineer (all levels)

    ASIC Design Verification Engineer (all levels)

    SQL Pager LLC • Sunnyvale, CA, United States
    [job_card.full_time]
    ASIC Design Verification Engineer.Our client is building the first latency optimized SoC for their industry.Using its proven AI accelerator designs, we are targeting best in class latency with orde...[show_more]
    [last_updated.last_updated_30] • [promoted]
    ASIC Engineer, Emulation

    ASIC Engineer, Emulation

    Ieeerusb • Sunnyvale, CA, United States
    [job_card.full_time]
    ASIC Engineer, Emulation : Define and implement IP / SoC emulation efforts; build emulation test benches to enable IP / sub-system / SoC level emulation. Develop tests and test plans to drive validation a...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    Principal Verification Engineer

    Principal Verification Engineer

    Rambus • San Jose, CA, United States
    [job_card.full_time]
    Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptionalPrincipal Verification Engineerto join our Memory Interconnect Design team in San Jose, California.Candidates will b...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Principal Engineer, PCIe Verification (AI2441)

    Principal Engineer, PCIe Verification (AI2441)

    SiMa.ai • San Jose, CA, United States
    [job_card.full_time]
    Principal Engineer, PCIe Verification (AI2441) – SiMa.Location : San Jose, CA (full‑time, on‑site).The Design Verification (DV) engineer at SiMa is involved in the functional verification of PCIe co...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal ASIC verification Engineer

    Principal ASIC verification Engineer

    Nokia • San Jose, CA, United States
    [job_card.full_time]
    Principal ASIC Verification Engineer.Join Nokia as a Principal ASIC Verification Engineer.In an increasingly connected world, the pandemic has highlighted just how essential telecom networks are to...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal ASIC Verification Engineer - DSP / AMS for High-Speed Optics

    Principal ASIC Verification Engineer - DSP / AMS for High-Speed Optics

    Nokia • San Jose, CA, United States
    [job_card.full_time]
    A leading telecommunications company in San Jose is seeking a Principal Design Engineer to model complex DSP for communication systems. The successful candidate will have extensive experience in ana...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Ethernet ASIC Design Engineer

    Ethernet ASIC Design Engineer

    Cornelis Networks, Inc. • San Jose, CA, United States
    [job_card.full_time]
    Cornelis Networks delivers the world’s highest performance scale-out networking solutions for AI and HPC datacenters.Our differentiated architecture seamlessly integrates hardware, software and sys...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]