Senior ASIC RTL Design Engineer for LPDDR6/DDR IPSynopsys, Inc. • Sunnyvale, CA, United States
Senior ASIC RTL Design Engineer for LPDDR6 / DDR IP
Synopsys, Inc. • Sunnyvale, CA, United States
[job_card.variable_hours_ago]
[job_preview.job_type]
- [job_card.full_time]
[job_card.job_description]
A tech innovator in semiconductor solutions seeks a skilled digital design engineer in Sunnyvale, California. You will design ASIC blocks for advanced memory IP, write and verify RTL code, and debug simulation issues. The ideal candidate has 5 years of experience with a BSEE or 3 years with an MSEE, along with strong knowledge of RTL coding and familiarity with Synopsys EDA tools. Join a diverse team focused on innovation and technical excellence. Explore a range of generous benefits and rewards.
#J-18808-Ljbffr
[job_alerts.create_a_job]
Asic Design Engineer • Sunnyvale, CA, United States
[internal_linking.similar_jobs]
Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!.
E-Space is bridging Earth and space to enable hyper-scaled deployment...[show_more]
At Palo Alto Networks® everything starts and ends with our mission : .Being the cybersecurity partner of choice, protecting our digital way of life.
Our vision is a world where each day is safer a...[show_more]
To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.Advancing the World's Tec...[show_more]
We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.Mythic is building the ...[show_more]
Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs.Implement design modules using hardware description language (HDL).
Design schemes for multi-clock doma...[show_more]
Direct message the job poster from Lumicity.Team Leader at Lumicity - Part of the G2V Group.Located on-site in San Jose, CA.
This is an exciting opportunity to work on high-speed digital integrated ...[show_more]
K - $250K base Depending on experience plus stock options!.RTL Design, IP Design, Complex Block Design, Block Owner.We are seeking a highly skilled Principal RTL Design Engineer specializing in IP ...[show_more]
A leading technology firm is seeking a Senior ASIC Design Engineer to join their Circuit Solutions Group.The role involves collaborating with teams to develop architecture for mixed-signal chips, d...[show_more]
NVIDIA has continuously reinvented itself over two decades.Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parall...[show_more]
ASIC RTL Design Engineer, AI Hardware.The Tesla AI Hardware team is looking for a Senior ASIC RTL Design Engineer to work on industry‑leading AI accelerators in Palo Alto, CA.Candidates are expecte...[show_more]
A leading tech company in California is seeking an ASIC Engineer.This role involves architecture exploration, micro-architecture development, and collaboration with both verification and implementa...[show_more]
A leading electronic design automation company in San Jose is seeking a Sr Principal Design Engineer to lead high-performance memory IP architecture design.
The position requires expertise in IC mic...[show_more]
A leading automotive technology company is seeking a Senior ASIC RTL Design Engineer in Palo Alto, CA to implement high-quality designs for AI accelerators.
The role involves microarchitecture speci...[show_more]
Salary : $210,000 $240,000 a year.Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most comp...[show_more]
Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We’r...[show_more]
Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters.Job responsibilities include RTL design, verification, behavioral modelling, support and assi...[show_more]
Etched is building the world’s first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200.With Etche...[show_more]
Cupertino, California, United States Hardware.Do you love creating sophisticated solutions to highly complex challenges? As part of our Hardware Technologies group, you’ll help design our next-gene...[show_more]
Senior ASIC Design Engineer
E-Space • Saratoga, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior ASIC Design Engineer (NetSec)
Palo Alto Networks • Santa Clara, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_hours] • [promoted] • [new]
Senior Engineer, RTL Design
Samsung Semiconductor • San Jose, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior RTL Design Engineer
Mythic • Palo Alto, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Design Engineer
Innogrit • San Jose, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior ASIC Digital Design Engineer
Lumicity • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Principal RTL Design Engineer
CyberCoders • San Jose, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior ASIC Design Engineer - Circuits & Mixed-Signal IP
NVIDIA • Santa Clara, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Design Engineer – Clocks IP
NVIDIA Corporation • Santa Clara, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Sr. ASIC RTL Design Engineer, AI Hardware
Tesla • Palo Alto, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Engineer : RTL, SoC & Micro-Architecture
Meta • Sunnyvale, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Principal Memory IP Architect & IC Design Lead
Cadence Design Systems • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC RTL Design Engineer for AI Accelerators
Tesla Motors, Inc. • Palo Alto, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Director, ASIC Design
Credo Semiconductor, Inc. • San Jose, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Design Engineer
Persimmons Inc. • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Digital / RTL IC Design Engineer
Omni Design Technologies • Milpitas, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
RTL Design Engineer
Etched • San Jose, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
ASIC Design Engineer - Pixel IP DMA
Apple Inc. • Cupertino, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]