Talent.com
Senior SoC Design Engineer
Senior SoC Design EngineerCelestial AI • Santa Clara, CA, US
Senior SoC Design Engineer

Senior SoC Design Engineer

Celestial AI • Santa Clara, CA, US
[job_card.30_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Job Description

Job Description

About Celestial AI

As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data center bottlenecks are no longer limited to compute performance, but rather the system's interconnect bandwidth, memory bandwidth, and memory capacity. Celestial AI's Photonic Fabric™ is the next-generation interconnect technology that delivers a tenfold increase in performance and energy efficiency compared to competing solutions.

The Photonic Fabric™ is available to our customers in multiple technology offerings, including optical interface chiplets, optical interposers, and Optical Multi-chip Interconnect Bridges (OMIB). This allows customers to easily incorporate high bandwidth, low power, and low latency optical interfaces into their AI accelerators and GPUs. The technology is fully compatible with both protocol and physical layers, including standard 2.5D packaging processes. This seamless integration enables XPUs to utilize optical interconnects for both compute-to-compute and compute-to-memory fabrics, achieving bandwidths in the tens of terabits per second with nanosecond latencies.

This innovation empowers hyperscalers to enhance the efficiency and cost-effectiveness of AI processing by optimizing the XPUs required for training and inference, while significantly reducing the TCO2 impact. To bolster customer collaborations, Celestial AI is developing a Photonic Fabric ecosystem consisting of tier-1 partnerships that include custom silicon / ASIC design, system integrators, HBM memory, assembly, and packaging suppliers.

ABOUT THE ROLE

We are seeking a Senior SoC Design Engineer to contribute to the design, integration, and implementation of complex System-on-Chips (SoCs). This role involves hands-on work with high-speed interconnects, IP integration, and the full ASIC implementation flow. You will own the micro-architecture, RTL design, and synthesis, working closely with verification and the physical design team.

We want to hear from you if you have strong experience in SoC integration, high-speed interfaces, or ASIC implementation.

ESSENTIAL DUTIES AND RESPONSIBILITIES

  • SoC Design & IP Integration :
  • Integrate and configure high-speed IPs (e.g., UCIe, CXL, PCIe, Serdes) into SoC designs.
  • Define and integrate AXI-based Network-on-Chip (NoC) interconnects and subsystems.
  • Collaborate effectively with cross-functional teams, including IP vendors, verification, and physical design, to ensure seamless integration and debug.
  • ASIC Implementation & Sign-off :
  • Create the micro-architecture, RTL design, synthesis, and be responsible for design quality (Lint, CDC, and RDC).
  • Optimize RTL for power, performance, and area (PPA) goals.
  • Verification & Debug :
  • Work with pre-silicon verification teams to ensure design is verified.
  • Provide inputs for the test plan covering functionality, corner cases, functional coverage
  • Run tests and debug, work with the verification team to close coverage, resolve design, timing, and protocol compliance issues in close collaboration with verification and firmware teams.
  • Participate in post-silicon bring-up and debug efforts.
  • Support emulation and FPGA-based prototyping for early IP validation.

QUALIFICATIONS

  • Education & Experience :
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 5+ years of hands-on experience in ASIC / SoC design, integration, and implementation.
  • Technical Expertise :
  • SoC Design & RTL :
  • Strong experience in RTL design and integration using Verilog / SystemVerilog.
  • Experience working with interconnect protocols like AXI.
  • Experience integrating high-speed interfaces (e.g., UCIe, CXL, PCIe, DDR).
  • ASIC Implementation :
  • Hands-on experience with logic synthesis, static timing analysis (STA), and low-power design techniques.
  • Proficiency with common EDA tools for synthesis and STA.
  • Knowledge of physical design constraints, floorplanning, and the timing closure flow.
  • Verification & Debug :
  • Familiarity with pre-silicon verification methodologies (e.g., UVM).
  • Strong problem-solving skills with a methodical approach to debugging.
  • Familiarity with post-silicon bring-up and debug techniques is a plus.
  • Scripting :
  • Proficiency in scripting languages like Tcl or Python for automation and debug.
  • PREFERRED QUALIFICATIONS

  • Experience working with UCIe / CXL / PCIe / Serdes would be a plus for this role.
  • LOCATION : Santa Clara, CA, or Orange County, CA

    For California Location :

    As an early stage start up, we offer an extremely attractive total compensation package inclusive of competitive base salary, bonus and a generous grant of our valuable early-stage equity. The target base salary for this role is approximately $185,000.00 - $215,000.00. The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.

    We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.

    Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.

    #LI-Onsite

    [job_alerts.create_a_job]

    Senior Design Engineer • Santa Clara, CA, US

    [internal_linking.similar_jobs]
    Senior SOC Design Engineer — Automation & IP Integration

    Senior SOC Design Engineer — Automation & IP Integration

    Nvidia Corporation in • Santa Clara, CA, United States
    [job_card.full_time]
    A leading technology company is seeking a Senior SOC Design Engineer to join their SOC Design team in Santa Clara, California. In this role, you'll integrate diverse IP blocks to build next-generati...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    SoC Physical Design Engineer, PnR

    SoC Physical Design Engineer, PnR

    Apple • Sunnyvale, CA, United States
    [job_card.full_time]
    SoC Physical Design Engineer, PnR.Sunnyvale, California, United States.Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer expe...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    Senior Structure Design Engineer

    Senior Structure Design Engineer

    Ridealso • Palo Alto, CA, United States
    [job_card.full_time]
    We’re ALSO, an electric mobility company originally conceived as a part of Rivian.We’re a passionate team of builders, dreamers, doers and innovators, focused on creating entirely new (not to menti...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    SoC Cache Design Engineer - RTL & Performance

    SoC Cache Design Engineer - RTL & Performance

    Apple Inc. • Santa Clara, CA, United States
    [job_card.full_time]
    A leading technology company in Santa Clara is seeking a hardware engineer to design and develop cache subsystems for high-performance systems on chip (SoC). Responsibilities include tailoring hardw...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior SoC Design Engineer

    Senior SoC Design Engineer

    Celestial AI • Santa Clara, CA, United States
    [job_card.full_time]
    As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Staff Silicon Design Engineer

    Senior Staff Silicon Design Engineer

    AMD • San Jose, CA, United States
    [job_card.full_time]
    The role : We are seeking a SoC Architect to join our adaptive SoC Architecture team.This role is pivotal in defining and driving architecture for next-generation Adaptive SoCs, with a focus on Proc...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Silicon Design Engineer

    Senior Silicon Design Engineer

    Advanced Micro Devices • San Jose, CA, United States
    [job_card.full_time]
    WHAT YOU DO AT AMD CHANGES EVERYTHING.At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded syst...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Silicon Design Engineer

    Senior Silicon Design Engineer

    Intel • Santa Clara, CA, United States
    [job_card.full_time]
    Intel Central Engineering Group is engaged with customers today starting with our existing foundry offerings.We are expanding at a torrid pace to include our most advanced technologies, which are i...[show_more]
    [last_updated.last_updated_30] • [promoted]
    SoC Physical Design Engineer

    SoC Physical Design Engineer

    Google Inc. • Sunnyvale, CA, United States
    [job_card.full_time]
    Google place Sunnyvale, CA, USA.Experience driving progress, solving problems, and mentoring more junior team members; deeper expertise and applied knowledge within relevant area.Bachelor's degree ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Solution Design Engineer

    Senior Solution Design Engineer

    Weee! Inc • Fremont, CA, US
    [job_card.full_time]
    Weee! is the largest and fastest-growing ethnic e-grocer in the United States, operating in one of the largest underserved categories in retail with affordable access to exciting ethnic food.By par...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior CPU Design Engineer

    Senior CPU Design Engineer

    NVIDIA • Santa Clara, CA, United States
    [job_card.full_time]
    We are looking for a Senior CPU Design Engineer! NVIDIA is seeking best-in-class CPU Design Engineers to design the world’s leading CPUs. This position offers you the opportunity to have a real impa...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Principal DFT Design Engineer for SoC / ASIC Innovation

    Senior Principal DFT Design Engineer for SoC / ASIC Innovation

    Cadence Design Systems • San Jose, CA, United States
    [job_card.full_time]
    A leading technology firm in San Jose is seeking an experienced SoC / ASIC Digital Design Engineer focusing on Design for Test (DFT). The ideal candidate will have 5-15 years of experience, specializi...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Physical Design Engineer – SoC Tapeouts (Milpitas)

    Physical Design Engineer – SoC Tapeouts (Milpitas)

    MetaOption LLC • Milpitas, CA, United States
    [job_card.full_time]
    A technology solutions company in Milpitas is seeking a Physical Design Engineer to engage in complex SoC projects.The role requires performing pre-layout STA, managing floorplanning, and optimizin...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Front-End ASIC / SoC Design Engineer — Deliver Results

    Front-End ASIC / SoC Design Engineer — Deliver Results

    Theconstructsim • Milpitas, CA, United States
    [job_card.full_time]
    A technology firm is seeking an experienced Front-End SoC / ASIC Design Engineer for their SoC business unit.This role involves supporting design execution phases, ensuring project milestones are met...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    SoC Top-Level Physical Design Engineer

    SoC Top-Level Physical Design Engineer

    Tenstorrent Inc. • Santa Clara, CA, United States
    [job_card.permanent]
    Tenstorrent is leading the industry on cutting‑edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions mu...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior SoC Physical Design Engineer (5nm / Tapeouts)

    Senior SoC Physical Design Engineer (5nm / Tapeouts)

    Credo • San Jose, CA, United States
    [job_card.full_time]
    A leading semiconductor company is looking for a Senior Physical Design Engineer to manage all aspects of physical design for SoC designs. The ideal candidate will have over 10 years of experience, ...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    Lead Energy-Efficient SoC Physical Design Engineer

    Lead Energy-Efficient SoC Physical Design Engineer

    Efficient Computer • San Jose, CA, United States
    [job_card.full_time]
    A pioneering technology company is seeking a Lead Physical Design Engineer who will be responsible for leading the physical design team from synthesis to tape-out. The ideal candidate should have a ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior SoC Design Engineer

    Senior SoC Design Engineer

    NVIDIA Corporation • Santa Clara, CA, United States
    [job_card.full_time]
    Senior SoC Design Engineer page is loaded## Senior SoC Design Engineerlocations : US, CA, Santa Claratime type : Full timeposted on : Posted Yesterdayjob requisition id : JR1999982NVIDIA has be...[show_more]
    [last_updated.last_updated_30] • [promoted]