Senior Design Verification EngineerChiparama • San Francisco, CA, United States
Senior Design Verification Engineer
Chiparama • San Francisco, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
- [job_card.full_time]
[job_card.job_description]Bachelors or Masters degree in Electrical Engineering, Computer Engineering, or related field. 520+ years of hands?on verification experience at block / IP / SoC level. Strong knowledge of SystemVerilog, UVM methodology, and RTL design fundamentals. Proficiency in debugging with simulation tools (VCS, Questa, Xcelium, etc.). Experience with ARM AMBA protocols (AXI, AHB, APB) and memory / cache subsystems. Hands?on knowledge of coverage?driven verification and writing assertions (SVA). Experience with ARM CHI protocol or other coherency protocols. Familiarity with formal verification tools (JasperGold, OneSpin). Knowledge of emulation / prototyping platforms (Cadence Palladium, Mentor Veloce, Synopsys Zebu, FPGA prototyping). Scripting skills in Python, Perl, or TCL for automation and regression management. Exposure to RAS (Reliability, Availability, Serviceability) features and QoS in interconnect fabrics.
Senior Design Verification Engineer Chiparama
We are seeking an experienced Verification Engineer to develop test plans, build verification environments, and ensure functional correctness of complex hardware IPs and SoCs. The ideal candidate will have deep expertise in SystemVerilog / UVM-based verification methodologies, as well as experience with simulation, formal verification, and emulation platforms.
Key Responsibilities
- Develop and execute test plans for block-level, IP-level, and SoC-level verification.
- Build and maintain UVM / SystemVerilog testbenches (drivers, monitors, agents, checkers, scoreboards).
- Write test cases and directed / random sequences to achieve coverage goals.
- Debug failures in collaboration with design, architecture, and software teams.
- Track and drive functional and code coverage closure.
- Leverage formal verification, emulation, and FPGA prototyping to validate cutting?edge designs.
- Document verification methodology, results, and best practices.
Qualifications
Preferred Skills
Seniority Level
Mid?Senior level
Employment Type
Contract
Industries
Engineering Services and Semiconductor Manufacturing
#J-18808-Ljbffr
[job_alerts.create_a_job]
Design Verification Engineer • San Francisco, CA, United States
[internal_linking.similar_jobs]
Quadric Gpnpu Processor Architect.Quadric has created an innovative general purpose neural processing unit (GNPU) architecture.
Quadric's co-optimized software and hardware is targeted to run neural...[show_more]
Be among the first 25 applicants.This range is provided by Acceler8 Talent.Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.Direct message the jo...[show_more]
Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture.Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads...[show_more].)
Get AI-powered advice on this job and more exclusive features.Direct message the job poster from EDA CAREERS, (Technology Futures Inc).
President at EDA-CAREERS and TECHNOLOGY FUTURES Inc.YOU MUST H...[show_more]
Please note this posting is to advertise potential job opportunities.This exact role may not be open today but could open in the near future.
When you apply, a Cisco representative may contact you d...[show_more]
Our client is a world-leading technology company at the forefront of semiconductor innovation, powering some of the most advanced digital systems in the industry.
Their work touches billions of user...[show_more]
A leading technology company in San Francisco is seeking a highly skilled design verification engineer to ensure bug-free first silicon for new products.
The role involves developing methodologies f...[show_more]
Develop FPGA Design Verification tests, and test plans.Review Detailed Design specifications for logic to be tested.Execute tests, analyze results, review RTL, determine probably source of failures...[show_more]
ASIC Design Verification Engineer I (Full Time) – United States.Please note this posting is to advertise potential job opportunities.
This exact role may not be open today but could open in the near...[show_more]
Senior Design-Engineer | Design Systems.Ramp is a financial operations platform designed to save companies time and money.
We’re rethinking how modern finance teams function in the age of AI.Ramp po...[show_more]
We are looking to speak with elite Design Verification Engineers to join one of the leading start-ups in the US at the moment.
This client are extremely well funded have grown exponentially over the...[show_more]
OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads.
The team is responsible for building the next generation of AI-na...[show_more]
Bachelor of Science degree in Engineering (Electrical, Mechanical, Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry, or an equivalent non‑US qualification related to t...[show_more]
ASIC Design Verification Engineer.Our client is building the first latency optimized SoC for their industry.Using its proven AI accelerator designs, we are targeting best in class latency with orde...[show_more]
Get AI-powered advice on this job and more exclusive features.This range is provided by Eridu AI.Your actual pay will be based on your skills and experience — talk with your recruiter to learn more...[show_more]
Senior Digital Verification Engineer.Job title and responsibilities commensurate with experience.Continually advance verification flow with emphasis on reusability from project to project.Be a sign...[show_more]
At Serve Robotics, we’re reimagining how things move in cities.Our personable sidewalk robot is our vision for the future.
It’s designed to take deliveries away from congested streets, make deliveri...[show_more]
Snowflake is about empowering enterprises to achieve their full potential — and people too.With a culture that’s all in on impact, innovation, and collaboration, Snowflake is the sweet spot for bui...[show_more]
Senior Design Verification Engineer
quadric.io • Burlingame, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_hours] • [promoted] • [new]
Senior Design Verification Engineer
Acceler8 Talent • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Design Verification Engineer
quadric, Inc • Burlingame, CA, US
[job_card.full_time]
[filters_job_card.quick_apply]
[last_updated.last_updated_30]
Design Verification Engineer
EDA CAREERS, (Technology Futures Inc). • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
ASIC Design Verification Engineer I (Full Time) - United States
Cisco Systems • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Quix Recruitment Group Ltd • San Francisco, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Design Verification Engineer – SoC / IP Innovation
Apple Inc. • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Design Verification Engineer
WinMax Systems Corporation • Menlo Park, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
ASIC Design Verification Engineer I (Full Time) - United States
Cisco • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Design-Engineer | Design Systems
Ramp • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Design Verification Engineer
Oho Group Ltd • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_hours] • [promoted] • [new]
Design Verification Engineer
OpenAI • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Design Engineer
Boeing • Berkeley, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
ASIC Design Verification Engineer (all levels)
SQL Pager LLC • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Design Verification Engineer
Eridu AI • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Digital Verification Engineer
Ethan Alexander Group • San Francisco, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Lead Engineer, Systems Verification & Validation - Autonomy
Serve Robotics • Redwood City, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Design Engineer
Snowflake • Menlo Park, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]