GPU Design Verification EngineerSamsung Electronics Perú • San Jose, CA, United States
GPU Design Verification Engineer
Samsung Electronics Perú • San Jose, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
- [job_card.full_time]
[job_card.job_description]Position Summary Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we are building a center of excellence for Intellectual Property (IP) that is applied to high-performance computing devices (mobile, automotive, and other custom market segments) consumed by millions of people around the world. Come build with us! Role and Responsibilities We are seeking a highly skilled GPU Design Verification Engineer to join our team at Samsung SARC / ACL. The successful candidate will be responsible for verifying the functionality and performance of our cutting-edge GPU designs. Your primary focus will be on developing and executing verification plans, creating testbenches, and debugging complex GPU designs to ensure they meet the required specifications and quality standards. Develop and execute comprehensive verification plans for GPU designs, including identifying verification goals, creating testbenches, and defining coverage metrics. Design, develop, and maintain verification testbenches using languages such as SystemVerilog, UVM, and C++ to verify GPU functionality, performance, and power consumption. You ensure comprehensive functional and performance coverage by creating complex test scenarios and test cases to validate GPU features, performance, and functionality. You analyze results and debug complex GPU designs to identify and report bugs, and collaborate with design engineers to resolve issues. Work closely with cross-functional teams, including design, architecture, and software teams, to ensure that verification efforts are aligned with project goals and requirements. Participate in the development and improvement of verification methodologies, tools, and flows to increase efficiency and effectiveness of verification efforts. Maintain accurate and up-to-date documentation of verification plans, testbenches, and results. Skills and Qualifications Minimum Requirements : 10+ years of experience with a Bachelor’s degree in Computer Science / Computer Engineering / relevant technical field, or 8+ years of experience with a Master’s degree, or 6+ years of experience with a PhD. 5+ years of experience in GPU design verification or a related field. Proficiency in SystemVerilog, UVM, and scripting languages (e.g., Python, Perl). Strong understanding of GPU architecture, graphics pipelines, and parallel processing. Experience with industry-standard verification tools and methodologies. Excellent problem-solving and debugging skills. Strong communication and interpersonal skills, with the ability to collaborate effectively in a team environment. Nice to Have : Experience with performance profiling and analysis Hardware modeling experience Knowledge of Graphics API : Vulcan, GLES, OpenCL Our Team The GPU Design Verification team at SARC / ACL owns test plan coverage for Samsung’s mobile GPU through three levels : Graphic Code, Subsystem Verification, and Formal Verification. As a geographically dispersed team, we collaborate and interact with other internal teams to ensure GPU architectural designs and modules within the GPU work well across the board.Here you are part of a diverse global task force with a cross-functional scope, focusing on collaboration and growth to scale quickly with the financial backing of a company leading globally in innovation. Being part of a unique growing team means you have limitless room to explore, innovate, and grow by wearing different hats. You will experience multiple aspects of the development cycle and see your work in an end-user product. Learning always happens and you are encouraged to think outside the box to turn ideas into reality. Total Rewards At Samsung – SARC / ACL, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $151,000 and $251,800. Your actual base pay will depend on variables that may include your education skills, qualifications, experience, and work location. This is an exempt position, which is not eligible for overtime pay under the Fair Labor Standards Act (FLSA).Samsung employees have access to benefits including : medical, dental, vision, life insurance, 401(k), free onsite lunch, employee purchase program, tuition assistance (after 6 months), paid time off, student loan program, wellness incentives, and many more. In addition, regular full-time employees (salaried or hourly) are eligible for MBO bonus compensation, based on company, division, and individual performance.Additionally, this role might be eligible to participate in long term incentive plan and relocation. U.S. Export Control This position requires the ability to access information subject to U.S. export control restrictions. Applicants must have the ability to access export-controlled information or be eligible to receive a government authorization to access export-controlled information. Trade Secrets By submitting an application, you [applicant] agree[s] not to disclose to Samsung, or induce Samsung to use, any confidential or proprietary information (including trade secrets) belonging to any current or previous employer or other person or entity.#SARC #ACL\ Please visit to see Privacy Policy, which defaults according to your location. You can change Country / Language at the bottom of the page. If you are European Economic Resident, please click .\ Samsung Electronics America, Inc. and its subsidiaries are committed to employing a diverse workforce, and provide Equal Employment Opportunity for all individuals regardless of race, color, religion, gender, age, national origin, marital status, sexual orientation, gender identity, status as a protected veteran, genetic information, status as a qualified individual with a disability, or any other characteristic protected by law.
#J-18808-Ljbffr
[job_alerts.create_a_job]
Design Verification Engineer • San Jose, CA, United States
[internal_linking.related_jobs]
Strong understanding of SV and UVM and good debugging skills.Understanding of AMBA protocols.Understand design specs and develop.
UVM / System Verilog-based verification environments.IP / subsystem / SoC ...[show_more]
The ASIC Product Division in Broadcom, a leading supplier of state‑of‑the‑art SoC and embedded IP, is looking for qualified individuals to work in SoC and IP development programs.The candidate will...[show_more]
At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.At Cadence we hire and develop innovators and leaders who want to make an impact on the w...[show_more])
Tara Technical Solutions (TTS) provided pay range.This range is provided by Tara Technical Solutions (TTS).Your actual pay will be based on your skills and experience — talk with your recruiter to ...[show_more]
Job Title : FPGA Design Verification Engineer / Technical Lead II - VLSI.We are seeking a highly motivated and skilled FPGA Verification Engineer to join our dynamic team, working on state of the ar...[show_more]
Quest Global delivers world-class end-to-end engineering solutions by leveraging our deep industry knowledge and digital expertise.
By bringing together technologies and industries, alongside the co...[show_more]
Aeva’s mission is to bring the next wave of perception to a broad range of applications from automated driving to industrial robotics, consumer electronics, consumer health, security, and bey...[show_more]
Technical Lead Design Verification Engineer.Astera Labs (NASDAQ : ALAB)provides rack-scale AI infrastructure through purpose-built connectivity solutions grounded in open standards.By collaborating ...[show_more]
Design Verification Engineer page is loaded## Design Verification Engineerlocations : USA-CA San Jose Innovation Drivetime type : Full timeposted on : Posted Todayjob requisition id : R024289 • •...[show_more]
We’re hiring experienced Design Verification Engineers from junior to senior levels to play a key role in developing and verifying the designs that will bring our next-generation AI processors to l...[show_more]
A leading technology recruitment firm is seeking a Sr.Design Verification Engineer to ensure the quality of advanced designs.
The ideal candidate will develop verification plans, perform design veri...[show_more]
Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all.
At Samsung Austin Research and...[show_more]
ASIC Design Verification Engineer.Our client is building the first latency optimized SoC for their industry.Using its proven AI accelerator designs, we are targeting best in class latency with orde...[show_more]
Qualitest is seeking highly skilled RTL / Design Verification Engineers to join our North America team.This is a full-time, onsite role based in Sunnyvale, CA, supporting verification of complex di...[show_more]
Your primary job responsibility is to establish / enhance the verification methodology for unit-level MAC layer simulation and extend the methodology to SoC level simulation environments.In this role...[show_more]
Technical Lead Design Verification Engineer.Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure.Our Intelligent Conn...[show_more]
Senior Design Verification Engineer.Experience : 6 to 15+ years of experience.Job Requirements are as below : .Architect block and full-chip verification environments using HVLs and constrained random...[show_more]
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
Experience with verification methodologies and languages ...[show_more]
Design Verification Engineer
Programmers.io • Sunnyvale, California, USA
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Broadcom • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior IC Design Verification Application Engineer
Cadence Systems • San Jose, California, USA
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Tara Technical Solutions (TTS) • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
FPGA Design Verification Engineer / Technical Lead II - VLSI
Axelon Services Corporation • Mountain View, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Quest Global • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Lidar Verification and Validation Engineer
Aeva, Inc. • Mountain View, CA, US
[job_card.full_time]
[last_updated.last_updated_1_day] • [promoted]
Technical Lead Design Verification Engineer San Jose, CA
Astera Labs Inc. • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Broadcom Inc. • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Mythic, Inc. • Palo Alto, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Verification Engineer — PCIe / Ethernet (UVM) Equity
CyberCoders • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
GPU Design Verification Engineer
Samsung Electronics America • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
ASIC Design Verification Engineer (all levels)
SQL Pager LLC • Sunnyvale, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
RTL - Design Verification Engineer
Qualitest • Mountain View, CA, United States
[job_card.full_time] +1
[last_updated.last_updated_variable_days] • [promoted]
IC Design Verification Engineer
WinMax Systems Corporation • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Technical Lead Design Verification Engineer
Astera Labs • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Sr Design Verification Engineer
Mirafra Technologies • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_1_day] • [promoted]
Design Verification Engineer
Google • Mountain View, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]