Senior ASIC Design EngineerTalently • San Jose, CA, United States
Senior ASIC Design Engineer
Talently • San Jose, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
- [job_card.full_time]
[job_card.job_description]BS / MS in Electrical Engineering, Computer Engineering, or related field. 5+ years of hands‑on ASIC design experience with complex digital logic, particularly using SystemVerilog. Demonstrated experience designing high performance compute and high-speed data transport logic. Experience with fabric and high-speed IO integration (e.g., PCIe, HBM). Proficiency with testbench creation, simulation environments, and synthesis flows. Strong scripting abilities with Python, Perl, or TCL for design automation. Self‑motivated with a track record of thriving in dynamic, start‑up environments. Direct experience integrating open source IP for chiplet architectures. Background in AI inference or building silicon solutions for AI / ML applications. Experience developing automation around performance, power, and area trade‑offs. Expertise in technical documentation, specification writing, and design reviews. Familiarity with advanced process nodes and optimization for manufacturability. Prior exposure to collaborative start‑up environments and multidisciplinary engineering teams. Medical insurance Vision insurance 401(k)
Senior ASIC Design Engineer
Location : On Site - San Jose, California, United States
Base pay range : $200,000.00 / yr - $230,000.00 / yr
Skills : ASIC Design, SystemVerilog, High Performance Compute, High-Speed Data Transport, PCIe / HBM
About the Technology Company / The Opportunity
Join a rapidly growing technology innovator dedicated to building next-generation infrastructure for AI advancement. This opportunity places you at the forefront of semiconductor and AI system design, empowering smarter devices and more sustainable data centers. As part of a world-class engineering team, you will contribute to the development of silicon solutions powering AI models, impacting the future of AI hardware and applications on a global scale.
Responsibilities
- Design high performance compute and high-speed data transport logic optimized for AI inference workloads.
- Integrate third-party and open source IP into complex chiplet architectures.
- Collaborate with verification engineers to develop verification strategies, drive coverage closure, and debug cross-functional design issues.
- Develop automation and methodologies to elevate productivity and product quality throughout the design process.
- Create comprehensive technical documentation, including microarchitecture specifications and integration guides.
- Contribute to architectural decisions that balance performance, power consumption, area, and development schedules.
- Work closely with physical design teams to ensure RTL supports timing closure, power targets, and manufacturability on advanced process nodes.
Must-Have Skills
Nice-to-Have Skills
Seniority level
Mid‑Senior level
Employment type
Full‑time
Job function
Engineering and Design
Industries
Technology, Information and Media and Semiconductor Manufacturing
Benefits
Referrals increase your chances of interviewing at Talently by 2x
#J-18808-Ljbffr
[job_alerts.create_a_job]
Asic Design Engineer • San Jose, CA, United States
[internal_linking.related_jobs]
Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!.
E-Space is bridging Earth and space to enable hyper-scaled deployment...[show_more]
Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration.ASIC Engineer,...[show_more]
Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We’r...[show_more]
A cutting-edge technology company in California is seeking a Senior ASIC Design Engineer to develop high-performance logic for AI applications.
The ideal candidate will have over 5 years of hands-on...[show_more]
Get AI-powered advice on this job and more exclusive features.We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and...[show_more]
Cupertino, California, United States Hardware.Apple is a place where extraordinary people gather to do their lives best work.
Together we create products and experiences people once couldn’t have im...[show_more]
Salary : $180,000 $210,000 per year.Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most co...[show_more]
The application window is expected to close on 1 / 26 / 2026.The job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.This is an onsite ro...[show_more]
A leading technology firm in San Jose is seeking a Director of ASIC Design to lead the development of advanced ASIC solutions.
The role involves managing teams, driving projects from concept to prod...[show_more]
To help develop an ASIC for our automotive and Data Center artificial intelligence computing architecture.Participating in Architecture definition and modeling, verification test plan and testbench...[show_more]
Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a Senior ASIC Design Engineer to join their growing team in San Jose.
This role is ideal for engin...[show_more]
NVIDIA has continuously reinvented itself over two decades.Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parall...[show_more]
Job Title : Front-End ASIC Design Engineer.Support customer’s design through all phases of ASIC execution at Socionext.Ensure designs meet product Performance-Power-Area-Schedule requirements.Tasks ...[show_more]
As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips.
In the era of Accelerated Computing, data ...[show_more]
Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a.This role is ideal for engineers with.
Lead ASIC / SoC architecture and micro-architecture develop...[show_more]
Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We’r...[show_more]
Responsible for micro-architecture development.REQ-2510-156822 : $208,936 / year to $234,520 / year).Individual pay is determined by skills, qualifications, experience, and location.Compensation details...[show_more]
Fortinet is looking for a passionate ASIC Designer to join our R&D team! This role involves working on cutting edge high performance ASIC design from specification to RTL implementation.The new mem...[show_more]
Senior ASIC Design Engineer
E-Space • Saratoga, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
ASIC Engineer, Design
Meta • Sunnyvale, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior ASIC Design Engineer
Persimmons • San Jose, CA, US
[job_card.full_time]
[filters_job_card.quick_apply]
[last_updated.last_updated_variable_days]
Senior ASIC Design Engineer - AI Hardware & Compute
Persimmons, Inc. • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Design Engineer
NVIDIA • Santa Clara, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
ASIC Design Engineer
Apple Inc. • Cupertino, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Principal ASIC Design Engineer
Credo Semiconductor, Inc. • San Jose, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Engineer - SDC
Cisco Systems, Inc. • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Director of ASIC Design — Lead High‑Speed Silicon
Credo • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Design Engineer
SQL Pager LLC • Sunnyvale, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior ASIC Design Engineer
P Chappel Associates Inc • San Jose, California, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Design Engineer – Clocks IP
NVIDIA Corporation • Santa Clara, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
ASIC Design Engineer
Theconstructsim • Milpitas, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Manager, ASIC Design
Celestial AI • Santa Clara, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Design Engineer
P. Chappel Associates, Inc. • San Jose, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Design Engineer
Persimmons Inc. • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
ASIC Design Engineer
Ieeerusb • Sunnyvale, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Principal ASIC Design Engineer
Fortinet • Sunnyvale, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]