Talent.com
Design Verification Engineer
Design Verification EngineerASML • San Diego, CA, United States
[error_messages.no_longer_accepting]
Design Verification Engineer

Design Verification Engineer

ASML • San Diego, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Design Verification Engineer

Join to apply for the Design Verification Engineer role at ASML

We are looking for a Design Verification Engineer to serve as a technical leader driving verification strategy and execution for highly complex FPGA designs. This role will architect advanced verification environments, define methodologies, and ensure best‑in‑class quality for ASML’s EUV Source systems. It requires deep technical expertise, leadership in verification practices, and the ability to influence design and verification decisions across teams.

Responsibilities

  • Define and own verification strategy for large‑scale, multi‑block FPGA systems.
  • Architect and implement advanced, reusable verification environments using SystemVerilog UVM and UVMF.
  • Develop sophisticated test benches, constrained‑random tests, and coverage models to achieve full functional and code coverage.
  • Drive requirement traceability and compliance through robust documentation and reporting.
  • Collaborate with architects, design engineers, and cross‑functional teams to ensure design integrity and verification completeness.
  • Lead debug efforts for complex system‑level issues and root‑cause analysis.
  • Establish and enforce best practices for verification methodology, automation, and regression management.
  • Mentor and guide junior and mid‑level engineers; provide technical leadership and training.
  • Influence tool adoption, methodology improvements, and process optimisation across the organisation.
  • Other duties as assigned.

Education and Experience

Software Engineer 3 – Education and Experience

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related fields.
  • 2+ years’ experience with a Bachelor’s degree.
  • 0+ years’ experience with a Master’s degree.
  • Understanding of coverage‑driven verification, constrained‑random methodologies, and assertion‑based verification.
  • Experience with UVM for modular and reusable verification IP development.
  • Familiarity with CI / CD pipelines, version control systems (Git), and continuous integration frameworks.
  • The current base annual salary range for this role is $106,500-177,500.

    Senior Software Engineer 1 – Education and Experience

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related fields.
  • 5+ years’ experience with a Bachelor’s degree.
  • 2+ years’ experience with a Master’s degree.
  • 1+ years’ experience with a PhD.
  • Extensive experience with simulation tools (e.g., QuestaSim, VCS, or similar) and regression management.
  • Strong understanding of coverage‑driven verification, constrained‑random methodologies, and assertion‑based verification.
  • Experience with UVM for modular and reusable verification IP development.
  • Familiarity with CI / CD pipelines, version control systems (Git), and continuous integration frameworks.
  • The current base annual salary range for this role is $132,000-220,000.

    Senior Software Engineer 2 – Education and Experience

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, or related fields.
  • 8+ years’ experience with a Bachelor’s degree.
  • 5+ years’ experience with a Master’s degree.
  • 3+ years’ experience with a PhD.
  • Must possess industry experience in FPGA design verification; equivalent experience in ASIC workflows acceptable.
  • Proven track record of leading verification for complex SoC or FPGA systems, including hardware bring‑up and test.
  • Expert‑level proficiency in SystemVerilog UVM, including architecting environments and building custom components from scratch.
  • Extensive experience with simulation tools (e.g., QuestaSim, VCS, or similar) and regression management.
  • Strong understanding of coverage‑driven verification, constrained‑random methodologies, and assertion‑based verification.
  • Deep experience with UVM for modular and reusable verification IP development.
  • Familiarity with CI / CD pipelines, version control systems (Git), and continuous integration frameworks.
  • The current base annual salary range for this role is $144,000-240,000.

    Preferred

  • Proficiency in scripting languages (Python, Perl, or similar) for automation and flow optimisation.
  • Experience with UVMF for modular and reusable verification environments.
  • Exposure to formal verification techniques and advanced debug methodologies.
  • Skills

  • Ability to architect and optimise complex verification environments for scalability and reuse.
  • Advanced problem‑solving and debugging skills for system‑level and multi‑block designs.
  • Strong leadership and mentoring capabilities; able to guide teams and influence technical direction.
  • Excellent communication and collaboration skills for cross‑functional engagement.
  • Expertise in coverage analysis and closure strategies.
  • Strong organisational and planning skills for managing large verification projects.
  • Experience driving methodology improvements and automation initiatives.
  • Familiarity with FPGA‑specific verification strategies and hardware validation.
  • Ability to innovate and implement process enhancements for efficiency and quality.
  • Other Information

  • This position is located on‑site in San Diego, CA. It requires onsite presence to attend in‑person work‑related events, trainings and meetings and to further ensure teamwork, collaboration and innovation.
  • A flexible workplace arrangement may be available to employees working in roles conducive to remote work (up to two days a week).
  • Routinely required to sit; walk; talk; hear; use hands to keyboard, finger, handle, and feel; stoop, kneel, crouch, twist, reach, and stretch. Occasionally required to move around the campus.
  • Occasionally lift and / or move up to 20 pounds.
  • Specific vision abilities required by this job include close vision, colour vision, peripheral vision, depth perception, and ability to adjust focus.
  • Must be willing to work in a clean room environment, wearing coveralls, hoods, booties, safety glasses and gloves for entire duration of shift.
  • While performing the duties of this job, the employee routinely is required to sit; walk; talk; hear; use hands to keyboard, finger, handle, and feel; stoop, kneel, crouch, twist, reach, and stretch.
  • EOE AA M / F / Veteran / Disability

    Potential candidates will meet the education and experience requirements provided on the above job description and excel in completing the listed responsibilities for this role. All candidates receiving an offer of employment must successfully complete a background check and any other tests that may be required.

    This position requires access to controlled technology, as defined in the United States Export Administration Regulations (15 C.F.R. 730, et seq.). Qualified candidates must be legally authorized to access such controlled technology prior to beginning work. Business demands may require ASML to proceed with candidates who are immediately eligible to access controlled technology.

    Inclusion and Diversity

    ASML is an Equal Opportunity Employer that values and respects the importance of a diverse and inclusive workforce. It is the policy of the company to recruit, hire, train and promote persons in all job titles without regard to race, colour, religion, sex, age, national origin, veteran status, disability, sexual orientation or gender identity. We recognise that inclusion and diversity is a driving force in the success of our company.

    Request an Accommodation

    ASML provides reasonable accommodations to applicants for ASML employment and ASML employees with disabilities. An accommodation is a change in work rules, facilities, or conditions which enable an individual with a disability to apply for a job, perform the essential functions of a job, and / or enjoy equal access to the benefits and privileges of employment. If you are in need of an accommodation to complete an application, participate in an interview, or otherwise participate in the employee pre‑selection process, please send an email to USHR_Accommodation@asml.com to initiate the company’s reasonable accommodation process.

    #J-18808-Ljbffr

    [job_alerts.create_a_job]

    Design Verification Engineer • San Diego, CA, United States

    [internal_linking.related_jobs]
    Staff CAD Design Verification Engineer

    Staff CAD Design Verification Engineer

    Qualcomm • San Diego, CA, United States
    [job_card.full_time]
    Qualcomm is a global leader in wireless technology, driving innovation and shaping the future of connectivity.We are looking for talented and motivated individuals to join our team in San Diego, to...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior SoC Verification Engineer (FPGA Prototyping) - Hybrid

    Senior SoC Verification Engineer (FPGA Prototyping) - Hybrid

    Arm • San Diego, CA, United States
    [job_card.full_time]
    A leading microprocessor technology company seeks a Principal SoC Verification Engineer in San Diego, California.You will join a dynamic team that drives verification of SoC RTL designs, develops t...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    PHY Design Verification Engineer

    PHY Design Verification Engineer

    Apple Inc. • San Diego, CA, United States
    [job_card.full_time]
    Would you like to join Apple’s growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Design Verification Engineer : Mixed-Signal IP & SoC

    Design Verification Engineer : Mixed-Signal IP & SoC

    Qualcomm • San Diego, CA, United States
    [job_card.full_time]
    A leading technology firm based in San Diego seeks an experienced ASIC Design Verification Engineer to verify high-speed mixed-signal IP designs. The ideal candidate has a degree in Electrical Engin...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Sr. ASIC Design Verification Engineer, Amazon Leo

    Sr. ASIC Design Verification Engineer, Amazon Leo

    Amazon • San Diego, CA, United States
    [job_card.permanent]
    ASIC Design Verification Engineer, Amazon Leo.Job ID : 3130128 | Amazon Kuiper Manufacturing Enterprises LLC.Amazon Leo is Amazon’s low Earth orbit satellite network. Our mission is to deliver fast, ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Wireless DV Engineer : RTL / MAC / PHY Verification

    Senior Wireless DV Engineer : RTL / MAC / PHY Verification

    Apple • San Diego, CA, United States
    [job_card.full_time]
    Join a forward-thinking company where you will play a crucial role in the wireless silicon development team.As a Wireless Design Verification Engineer, you will engage in pre-silicon RTL verificati...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Validation Engineer

    Validation Engineer

    PSC Biotech • San Diego, CA, us
    [job_card.full_time]
    [filters_job_card.quick_apply]
    PSC Biotech provides the life sciences with essential services to ensure that health care products are developed, manufactured, and distributed to the highest standards, in compliance with all appl...[show_more]
    [last_updated.last_updated_variable_days]
    Engineer IV

    Engineer IV

    General Atomics • Poway, CA, US
    [job_card.full_time]
    General Atomics Aeronautical Systems, Inc.GA-ASI), an affiliate of General Atomics, is a world leader in proven, reliable remotely piloted aircraft and tactical reconnaissance radars, as well as ad...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    Antenna Design Engineer

    Antenna Design Engineer

    Leidos • Chula Vista, CA, US
    [job_card.full_time]
    This engineering position supports the Survivability Solutions branch within the Advanced Sensing and Emerging Technologies division at Leidos Innovations Center (LInC) based in San Diego, CA.As a ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    DSP / NPU Senior Design Verification Engineer

    DSP / NPU Senior Design Verification Engineer

    Qualcomm • San Diego, CA, United States
    [job_card.full_time]
    Qualcomm India Private Limited.Engineering Group, Engineering Group > .As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next‑generation experiences and ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Design Verification Engineer

    Design Verification Engineer

    Apple Inc. • San Diego, CA, United States
    [job_card.full_time]
    Apple is where individual imaginations gather together, committing to the values that lead to great work.Every new product we build, service we create, or Apple Store experience we deliver is the r...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Design Verification Engineer

    Design Verification Engineer

    Qualcomm • San Diego, CA, United States
    [job_card.full_time]
    Join Qualcomm's design verification team in verifying the high‑speed mixed‑signal IP designs (PCIe, USB, MIPI, CXL, C2C, D2D, DDR, PLL, DAC, ADC, Sensors, etc. G, AI / ML, compute, IOT, and automotive...[show_more]
    [last_updated.last_updated_30] • [promoted]
    ASIC Design Verification Engineer (Security Group)

    ASIC Design Verification Engineer (Security Group)

    Qualcomm • San Diego, CA, United States
    [job_card.full_time]
    Engineering Group, Engineering Group > .As a leading technology innovator, Qualcomm pushes the boundaries to enable next generation experiences and drives digital transformation to help create a sma...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior SoC Verification Engineer : FPGA Prototyping, Hybrid

    Senior SoC Verification Engineer : FPGA Prototyping, Hybrid

    Arm • San Diego, CA, United States
    [job_card.full_time]
    A leading semiconductor company in San Diego seeks a Verification Engineer to join their FPGA Prototyping team.The role involves implementing verification strategies for SoC designs, collaborating ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Sr. ASIC Design Verification Engineer - Lead, Amazon Leo

    Sr. ASIC Design Verification Engineer - Lead, Amazon Leo

    Amazon • San Diego, CA, United States
    [job_card.full_time] +1
    ASIC Design Verification Engineer.Be among the first 25 applicants.ASIC Design Verification Engineer.Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that wil...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Wireless Design Verification Engineer

    Wireless Design Verification Engineer

    Apple Inc. • San Diego, CA, United States
    [job_card.full_time]
    Join Apple's Wireless Connectivity team developing state-of-the-art WiFi SoCs that power hundreds of millions of Apple products worldwide. You'll be part of our vertically integrated organization sh...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Staff / Sr. Staff Design Verification Engineer - QGOV

    Staff / Sr. Staff Design Verification Engineer - QGOV

    Nutanix • San Diego, CA, United States
    [job_card.full_time]
    Engineering Group, Engineering Group > .Familiarity with RTL design in Verilog and SystemVerilog.Develop verification methodology, ensuring a scalable and portable environment across simulation and ...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    Staff / Sr. Staff Design Verification Engineer - QGOV

    Staff / Sr. Staff Design Verification Engineer - QGOV

    Qualcomm • San Diego, CA, United States
    [job_card.full_time]
    Familiarity with RTL design in Verilog and System Verilog.Develop verification methodology, ensuring scalable and portable environment across simulation and emulation. Develop test plan to verify Ha...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]