Job Title: RTL Design Engineer
Location: Santa Clara, CA 95054 (100% REMOTE)
Duration: 12 Months Contract on W2.
Job Description:
Duties:
Responsible for RTL design using Verilog HDL for implementation and debug.
Read and comprehend Analog Macro level architectural specification.
Top Skills:
Modelling Analog-Mixed signal circuits in RTL, with experience in LDOs, BGs and EMC
Ability to run and debug LECC for design
Run quality check tool such as Spyglass Lint and fix issues.
Ability to provide direction on optimal/efficient hierarchical design of Analog-Mixed signal designs
Ability to run Co-Sim preferred
Ability to debug DV issues preferred
Experience:
7+ years' experience required
Education:
Bachelor's (required) or Master's in Computer Engineering
RTL Design Engineer • Santa Clara, California, United States
A leading technology firm in California is seeking a Senior ASIC Design Engineer to join their GPU Design team.This role involves implementing and delivering high-performance RTL and collaborating ...[internal_linking.show_more]
Principal RTL Lead – High-Speed Ethernet ASIC (400G/800G).Contract (6+ months, strong extension potential).Ethernet subsystems for custom ASIC silicon.G/800G+ data center infrastructure.This is a h...[internal_linking.show_more]
San Jose, CA OR Pittsburgh, PA OR RemoteEfficient is developing the world's most energy-efficient general-purpose computer processor.Efficient's patented technology uses 100x less energy than state...[internal_linking.show_more]
Design Engineer II CA | GA | NY | CR About Sherwood Design Engineers Sherwood is a civil and environmental engineering firm that is committed to investing in and embracing people, communities and t...[internal_linking.show_more]
Would you like to join Apple’s growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on ...[internal_linking.show_more]
Designing RTL block for an SOC.Must have proven track record of ASIC design on several production tape-outs.Experience with Lint, CDC, RDC.Write micro-architecture documentation and own major porti...[internal_linking.show_more]
A leading automotive and energy company is seeking a Senior ASIC RTL Design Engineer with a focus on AI hardware in Palo Alto, CA.The ideal candidate will have 5+ years of experience and expertise ...[internal_linking.show_more]
Design Engineer – ASIC Power Engineer.RTL and netlist-level power analysis & optimization.Analyze and debug reports from.Synthesis, PD, Timing, and Power flows.PrimePower / PTPX or Cadence Joules.U...[internal_linking.show_more]
Lightmatter is leading the revolution in AI data center infrastructure, enabling the next giant leaps in human progress.The company invented the world’s first 3D‑stacked photonics engine, Passage™,...[internal_linking.show_more]
Our client develops specialized semiconductor solutions for the edge, building processors capable of running AI workloads alongside bandwidth‑intensive sensors and wireless platforms.Their systems ...[internal_linking.show_more]
Sanas is pioneering the future of human communication.Founded by a team of Stanford researchers and entrepreneurs with deep industry experience, Sanas has developed the world's first real-time spee...[internal_linking.show_more]
A leading technology company seeks an IP Logic Design Engineer in San Jose, CA.The role involves designing and integrating IP for custom silicon solutions, collaborating with various teams on archi...[internal_linking.show_more]
Vi is recognized as a Great Place to Work and one of Glassdoor's 100 Best Companies to work for.Learn from the best and accelerate your career with Vi.Applying for this role is straight forward Scr...[internal_linking.show_more]
TetraMem - Accelerate The World.Be among the first 25 applicants.Lead RTL design, simulation, and verification efforts for TetraMem ASIC/SoC products, ensuring robust and efficient designs.Integrat...[internal_linking.show_more]
A leading technology company in California seeks an IP Logic Design Engineer with a Bachelor's degree in relevant fields and at least 3 years of experience in IP design.The role includes designing,...[internal_linking.show_more]
A leading tech company is seeking an experienced EPD Enablement Manager to enhance onboarding and training for engineering and product teams.This remote role focuses on automating processes, analyz...[internal_linking.show_more]
Job Category: Engineering / Science .Business Unit: Strategy & Growth.Job Location: Oakland; Alameda; Alta; American Canyon; Angels Camp; Antioch; Auberry; Auburn; Avenal; Avila Beach; Bakersfield;...[internal_linking.show_more]
Team Lead – Photonic Integrated Circuit Design.San Jose - Hybrid | $290,000 – $350,000 + Bonus & Shares.We're looking for a Lead PIC Design Engineer to manage both the technical execution and team ...[internal_linking.show_more]
