Design Verification EngineerAmadeus Search • San Francisco, CA, United States
[error_messages.no_longer_accepting]
Design Verification Engineer
Amadeus Search • San Francisco, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
- [job_card.full_time]
[job_card.job_description]Strong experience (typically 5 + years) in design verification of digital IP in a hardware environment. Proficiency in SystemVerilog (or equivalent HDL), and verification methodologies (UVM / UVM‑like frameworks). Deep understanding of digital logic, microarchitecture (e.g., pipelines, memory subsystems, AXI / AMBA interconnects), timing, and clocking domains. Experience with functional coverage, constrained‑random verification, assertions, and testbench development. Familiar with simulation tools, emulation / prototyping flows, and regression automation. Excellent debug skills, ability to drive issues to resolution across cross‑functional teams. Bachelor’s or Master’s in Electrical Engineering / Computer Engineering or equivalent; advanced degree preferred. Strong communication and collaboration skills; ability to lead in a fast‑paced startup environment. Experience in AI / hardware accelerator domain (e.g., tensor cores, matrix engines, AI pipelines). Familiarity with low‑power design, clock gating, power domains, and verification of power / clock islands. Experience working with mixed‑signal or analog / mixed‑signal IP verification, or prototyping on FPGA / emulation platforms. Background in physical verification, synthesis flow, timing closure or floorplanning. Opportunity to design and verify cutting‑edge compute IP for AI workloads. Early‑stage startup with high autonomy, ownership and the ability to shape architecture and process. Competitive compensation, equity participation and benefits aligned with high‑growth startup norms. Collaborative, high‑velocity culture driven by innovation and ambitious goals.
Title
Design Verification Engineer – Internal IP
Location
Bay Area (hybrid) or Toronto
About the Company
A fast-growing AI startup designing next-generation compute hardware. The company specializes in building high-performance IP blocks and accelerators, aiming to enable leading‑edge AI workloads with custom silicon and software stacks.
Role Overview
You will lead verification efforts on internal IP blocks that power the company’s compute architecture. Working closely with design engineers and systems teams, you’ll define verification strategies, develop testbenches, write directed and random stimulus, debug failures, and sign off quality IP for integration into larger systems.
Key Responsibilities
- Review IP specifications and architecture to understand functional, performance, and integration requirements.
- Develop verification plans, create functional coverage models, define corner cases and failure modes.
- Build testbenches using SystemVerilog (or similar HDL), UVM or equivalent methodology, and integrate into simulation / acceleration / emulation flows.
- Automate regressions, monitor coverage metrics, identify gaps, and work with design teams to close them.
- Debug and triage simulation / emulation failures, analyze waveforms / traces, provide meaningful feedback to design and physical teams.
- Collaborate with RTL designers, synthesis and physical teams, CAD and systems / firmware teams to ensure smooth handoff and tape‑out readiness.
- Mentor or collaborate with other engineers to drive verification best practices and process improvements.
Qualifications
Nice to Have
What’s in It for You
#J-18808-Ljbffr
[job_alerts.create_a_job]
Design Verification Engineer • San Francisco, CA, United States
[internal_linking.similar_jobs]
OpenAI's Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads.
The team is responsible for building the next generation of AI-na...[show_more]
Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture.Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads...[show_more]
Be among the first 25 applicants.This range is provided by Acceler8 Talent.Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.Direct message the jo...[show_more]
Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture.Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads...[show_more]
Redwood City who is inspired to bring the power of generative AI to enhance and speed the design and manufacture of complex semiconductors.
Collaborate with experts in hardware, software, and machin...[show_more]
Our client is a world-leading technology company at the forefront of semiconductor innovation, powering some of the most advanced digital systems in the industry.
Their work touches billions of user...[show_more].)
Get AI-powered advice on this job and more exclusive features.Direct message the job poster from EDA CAREERS, (Technology Futures Inc).
President at EDA-CAREERS and TECHNOLOGY FUTURES Inc.YOU MUST H...[show_more]
Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture.Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads...[show_more]
Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization.We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) fo...[show_more]
Please note this posting is to advertise potential job opportunities.This exact role may not be open today but could open in the near future.
When you apply, a Cisco representative may contact you d...[show_more]
A leading robotics company is seeking a Validation and Verification Engineering Lead to orchestrate testing strategies and ensure system functionality meets safety requirements.This role combines l...[show_more]
Tekfortune is a fast-growing consulting firm specialized in permanent, contract & project-based staffing services for world's leading organizations in a broad range of industries.In this quickly ch...[show_more]
Title : Design Verification Engineer.Design Verification Engineer, you will contribute to the functional verification of GPU Subsystems such as Shader, Texture, and Memory Systems.Triage regression...[show_more]
At Apple, we work every single day to craft products that enrich people’s lives.Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an out...[show_more]
San Francisco Bay Area, California, United States Hardware At Apple, we work every single day to craft products that enrich people’s lives.
Do you love working on challenges that no one has solved y...[show_more]
Develop FPGA Design Verification tests, and test plans.Review Detailed Design specifications for logic to be tested.Execute tests, analyze results, review RTL, determine probably source of failures...[show_more]
ASIC Design Verification Engineer.Our client is building the first latency optimized SoC for their industry.Using its proven AI accelerator designs, we are targeting best in class latency with orde...[show_more]
Design Verification Engineer - Internal IP.A fast-growing AI startup designing next-generation compute hardware.The company specializes in building high-performance IP blocks and accelerators, aimi...[show_more]
Design Verification Engineer
OpenAI • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Design Verification Engineer
quadric.io • Burlingame, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Design Verification Engineer
Acceler8 Talent • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Design Verification Engineer
quadric, Inc • Burlingame, CA, US
[job_card.full_time]
[filters_job_card.quick_apply]
[last_updated.last_updated_30]
Sr. RTL Verification Engineer
Talencore • Redwood City, CA, United States
[job_card.full_time] +1
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Quix Recruitment Group Ltd • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Design Verification Engineer
EDA CAREERS, (Technology Futures Inc). • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Design Verification Engineer
quadric.io, Inc • Burlingame, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
ASIC Engineer, Design Verification
Meta Inc • Menlo Park, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_hours] • [promoted]
ASIC Design Verification Engineer I (Full Time) - United States
Cisco Systems • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Lead Validation & Verification Engineer
Bedrock Robotics • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Tekfortune Inc • San Francisco, CA, United States
[job_card.permanent]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Kasmo Global • Daly City, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Apple • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
Apple Inc. • San Francisco, California, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer
WinMax Systems Corporation • Menlo Park, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
ASIC Design Verification Engineer (all levels)
SQL Pager LLC • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Design Verification Engineer
Amadeus Search • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]