Design Verification EngineerAmadeus Search • San Francisco, CA, United States
Design Verification Engineer
Amadeus Search • San Francisco, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
- [job_card.full_time]
[job_card.job_description]Strong experience (typically 5 + years) in design verification of digital IP in a hardware environment. Proficiency in SystemVerilog (or equivalent HDL), and verification methodologies (UVM / UVM-like frameworks). Deep understanding of digital logic, microarchitecture (e.g., pipelines, memory subsystems, AXI / AMBA interconnects), timing, and clocking domains. Experience with functional coverage, constrained-random verification, assertions, and testbench development. Familiar with simulation tools, emulation / prototyping flows, and regression automation. Excellent debug skills, ability to drive issues to resolution across cross-functional teams. Bachelor's or Master's in Electrical Engineering / Computer Engineering or equivalent; advanced degree preferred. Strong communication and collaboration skills; ability to lead in a fast-paced startup environment. Experience in AI / hardware accelerator domain (e.g., tensor cores, matrix engines, AI pipelines). Familiarity with low-power design, clock gating, power domains, and verification of power / clock islands. Experience working with mixed-signal or analog / mixed-signal IP verification, or prototyping on FPGA / emulation platforms. Background in physical verification, synthesis flow, timing closure or floorplanning. Opportunity to design and verify cutting-edge compute IP for AI workloads. Early-stage startup with high autonomy, ownership and the ability to shape architecture and process. Competitive compensation, equity participation and benefits aligned with high-growth startup norms. Collaborative, high-velocity culture driven by innovation and ambitious goals.
Title : Design Verification Engineer - Internal IP
Location : Bay Area (hybrid) or Toronto
About the Company :
A fast-growing AI startup designing next-generation compute hardware. The company specializes in building high-performance IP blocks and accelerators, aiming to enable leading-edge AI workloads with custom silicon and software stacks.
Role Overview :
You will lead verification efforts on internal IP blocks that power the company's compute architecture. Working closely with design engineers and systems teams, you'll define verification strategies, develop testbenches, write directed and random stimulus, debug failures, and sign off quality IP for integration into larger systems.
Key Responsibilities :
- Review IP specifications and architecture to understand functional, performance, and integration requirements.
- Develop verification plans, create functional coverage models, define corner cases and failure modes.
- Build testbenches using SystemVerilog (or similar HDL), UVM or equivalent methodology, and integrate into simulation / acceleration / emulation flows.
- Automate regressions, monitor coverage metrics, identify gaps, and work with design teams to close them.
- Debug and triage simulation / emulation failures, analyze waveforms / traces, provide meaningful feedback to design and physical teams.
- Collaborate with RTL designers, synthesis and physical teams, CAD and systems / firmware teams to ensure smooth handoff and tape-out readiness.
- Mentor or collaborate with other engineers to drive verification best practices and process improvements.
Qualifications :
Nice to Have :
What's in It for You :
[job_alerts.create_a_job]
Design Verification Engineer • San Francisco, CA, United States
[internal_linking.similar_jobs]
Be among the first 25 applicants.This range is provided by Acceler8 Talent.Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.Direct message the jo...[show_more]
Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture.Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads...[show_more]
Eridu AI is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate training and inference for large-scale AI models.
Today’s AI performance is frequently limited...[show_more]
We imagine a world where new medicines reach patients in months, not years, and where scientific breakthroughs happen at the speed of thought.
Mithrl is building the world’s first commercially...[show_more]
Working within Bio-Rad's Life Science R&D Group as a Systems Engineer, you will take engineering concepts, requirements and transform them into functional prototypes and finished products that impr...[show_more]
ELIQUENT Life Sciences is the leading global consulting firm providing solutions to life science companies researching, developing, and manufacturing innovative products to serve patients and respo...[show_more]
Our client is a world-leading technology company at the forefront of semiconductor innovation, powering some of the most advanced digital systems in the industry.
Their work touches billions of user...[show_more]
Atlas MedStaff is seeking an experienced Dosimetrist for an exciting Travel Allied job in Berkeley, CA.Shift : 5x8 hr days Start Date : 02 / 09 / 2026 Duration : 13 weeks Pay : $3278.Atlas Medstaff is curr...[show_more]
Zipline is looking for software engineers to build the tools and infrastructure that power our systems validation and flight test organizations.
This team develops precise, efficient, and scalable s...[show_more]
We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses.
These tools assist our recruitment te...[show_more]
Annapurna Labs is looking for talented and experienced engineers to join the System Verification team and help solve and technically lead the challenges of the next decade, developing a semiconduct...[show_more]
A company is looking for a Firmware Validation Engineer.Key Responsibilities Develop and execute comprehensive test plans, test cases, and test strategies for firmware validation Conduct functio...[show_more]
Would you like to join Apple’s growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of wireless silicon development with a particular emphasis on ...[show_more]
Anomali is headquartered in Silicon Valley and is the Leading AI-Powered Security Operations Platform that is modernizing security operations.
At the center of it is an omnipresent, intelligent, and...[show_more]
San Francisco Bay Area, California, United States Hardware.At Apple, we work to craft products that enrich people’s lives.
Do you love working on challenges that no one has solved yet and changing t...[show_more].)
An innovative startup at the forefront of AI and semiconductor design is seeking a Design Verification Engineer with expertise in UVM.
This role offers the opportunity to work on cutting-edge techno...[show_more]
Senior Digital Verification Engineer.Job title and responsibilities commensurate with experience.Continually advance verification flow with emphasis on reusability from project to project.Be a sign...[show_more]
BKF is a multi-service infrastructure consulting firm providing civil engineering and surveying services across California, the Pacific Northwest, and beyond.
With offices throughout California and ...[show_more]
Senior Design Verification Engineer
Acceler8 Talent • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Design Verification Engineer
quadric, Inc • Burlingame, CA, US
[job_card.full_time]
[filters_job_card.quick_apply]
[last_updated.last_updated_30]
Verification Engineer
Eridu Corporation • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Forward Deployed Engineer
Mithrl • San Francisco, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Staff Systems Engineer
Bio-Rad Laboratories • Hercules, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Facilities Validation Engineer
Eliquent Life Sciences, Inc • San Francisco, CA, US
[job_card.full_time] +1
[last_updated.last_updated_30] • [promoted]
Design Verification Engineer
Quix Recruitment Group Ltd • San Francisco, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Travel Dosimetrist - $3278.2 / Week
Atlas MedStaff • Berkeley, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Software Engineer - Systems Validation
Zipline • South San Francisco, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Quality Engineer : Diagnostics
Collate • San Francisco, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
System Verification / Validation Engineer, (emulation / silicon)
Amazon • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Firmware Validation Engineer
VirtualVocations • San Francisco, California, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Wireless Design Verification Engineer
Apple • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Engineer, AI Evaluation & Reliability (Agentic AI)
Anomali • Redwood City, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Design Verification Engineer
Apple Inc. • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
AI-Driven UVM Verification Engineer
EDA CAREERS, (Technology Futures Inc). • San Francisco, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Digital Verification Engineer
Ethan Alexander Group • San Francisco, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Design Engineer - Land Development
BKF Engineers • Redwood City, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]