Talent.com
Senior ASIC Engineer - SDC
Senior ASIC Engineer - SDCCisco Systems, Inc. • San Jose, CA, United States
Senior ASIC Engineer - SDC

Senior ASIC Engineer - SDC

Cisco Systems, Inc. • San Jose, CA, United States
[job_card.1_day_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Sr. ASIC Engineer

The application window is expected to close on 1 / 26 / 2026. The job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.

This is an onsite role based in the San Jose, CA office. While the team may have hybrid days, this is at the discretion of the team and is subject to change at any time.

Meet the Team

Join the Cisco Silicon One team in developing a unified silicon architecture for web scale and service provider networks. Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and cafe, social interest groups, and philanthropy), with the startup culture and breadth of growth opportunities that working in a smaller ASIC team can provide.

You will work with exceptional talent with vast ASIC design and development expertise. With Cisco being a systems company, you will also have an opportunity to work with other ASIC teams in the journey of taking it from concept to first customer shipments.

Your Impact

You are a diligent Design / SDC Engineer with strong analytical skills and a deep understanding of timing constraints, including clock groups, exceptions, and clock exclusivity. Proficient in industry-standard SDC / STA tools and scripting for automation, you excel at identifying and resolving timing issues across all design levels. You will collaborate with Front-end and Back-end teams to understand chip architecture and guide them in refining design and timing constraints for seamless physical design closure. As part of this team, you'll contribute to developing next-generation networking chips.

Responsibilities include :

  • Being a member of design team who oversees fullchip SDCs and works with physical design and DFT teams to close fullchip timing in multiple timing modes.
  • Option to also do block level RTL design or block or top-level IP integration.
  • Helping develop efficient methodology to promote block level SDCs to fullchip, and to bring fullchip SDC changes back to block level.
  • Helping develop and apply methodology to ensure correctness and quality of SDCs as early as possible in design cycle.
  • Reviewing block level SDCs and clocking diagrams and mentor other RTL design owners on SDC development.
  • Creating fullchip clocking diagrams and related documentation.

Minimum Qualifications

  • Bachelor's Degree in Electrical or Computer Engineering with 7+ years of ASIC experience, OR Master's Degree in Electrical or Computer Engineering with 4+ years of ASIC experience, OR PhD with + 1 year of ASIC experience.
  • Experience with microarchitecture and RTL implementation.
  • Experience with block / full chip SDC development in functional and test modes.
  • Understanding of related digital design concepts (eg. clocking and async boundaries).
  • Experience with synthesis tools (eg. Synopsys DC / DCG / FC), Verilog / System Verilog programming.
  • Preferred Qualifications

  • Experience in Static Timing Analysis.
  • Experience with constraint analyzer tools such as Fishtail / TCM (Timing Constraint Manager from Synopsys) and CCD (Conformal Constraint Designer from Cadence).
  • Experience with Spyglass CDC and glitch analysis.
  • Experience with STA tools such as PrimeTime / Tempus.
  • Experience with scripting languages such as Python, Perl, or TCL.
  • Why Cisco?

    At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

    Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

    We are Cisco, and our power starts with you.

    Message to applicants applying to work in the U.S. and / or Canada :

    The starting salary range posted for this position is $152,400.00 to $221,800.00 and reflects the projected salary range for new hires in this position in U.S. and / or Canada locations, not including incentive compensation

  • , equity, or benefits.
  • Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and / or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

    U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

    U.S. employees are eligible for paid time away as described below, subject to Cisco's policies :

    10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees

    1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco

    Non-exempt employees

  • receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
  • Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)

    80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next

    Additional paid time away may be requested to deal with critical or emergency issues for family members

    Optional 10 paid days per full calendar year to volunteer

    For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies.

    Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows :

  • .75% of incentive target for each 1% of revenue attainment up to 50% of quota;
  • 1.5% of incentive target for each 1% of attainment between 50% and 75%;

    1% of incentive target for each 1% of attainment between 75% and 100%; and

    Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.

    For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.

    The applicable full salary ranges for this position, by specific state, are listed below :

    New York City Metro Area :

    $152,400.00 - $255,100.00

    Non-Metro New York state & Washington state :

    $134,300.00 - $224,800.00

  • For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
  • Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
  • [job_alerts.create_a_job]

    Senior Asic Engineer • San Jose, CA, United States

    [internal_linking.similar_jobs]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    E-Space • Saratoga, CA, US
    [job_card.full_time]
    Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!. E-Space is bridging Earth and space to enable hyper-scaled deployment...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior DSP and ASIC Engineer

    Senior DSP and ASIC Engineer

    Broadcom • San Jose, CA, United States
    [job_card.full_time]
    Looking for a design engineer to work on challenging high speed design of complex modules for Ethernet and PCIE cores used across multiple chips. You will be responsible for the modeling and simulat...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    P. Chappel Associates, Inc. • San Jose, California, United States
    [job_card.full_time]
    Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a.This role is ideal for engineers with. Responsibilities : • Lead ASIC / SoC architecture and micro-...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Design Engineer, ASIC

    Senior Design Engineer, ASIC

    Waymo • Mountain View, CA, United States
    [job_card.full_time]
    Waymo is an autonomous driving technology company with the mission to be the most trusted driver.Since its start as the Google Self-Driving Car Project in 2009, Waymo has focused on building the Wa...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior DSP & ASIC Engineer – High-Speed SoC Innovation

    Senior DSP & ASIC Engineer – High-Speed SoC Innovation

    Broadcom Inc. • San Jose, CA, United States
    [job_card.full_time]
    A leading technology company is seeking a Design Engineer in California to work on high-speed design for Ethernet and PCIE cores. The role involves modeling and simulation of DSP algorithms, verific...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    NVIDIA • Santa Clara, CA, United States
    [job_card.full_time]
    Get AI-powered advice on this job and more exclusive features.We are now looking for a Senior ASIC Design Engineer.NVIDIA is seeking ASIC Design Engineers to implement the world’s leading SoC's and...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Principal ASIC Design Engineer

    Principal ASIC Design Engineer

    Credo Semiconductor, Inc. • San Jose, CA, US
    [job_card.full_time]
    Salary : $180,000 $210,000 per year.Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most co...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior DFT ASIC Engineer - Hybrid

    Senior DFT ASIC Engineer - Hybrid

    Hewlett Packard Enterprise Development LP • San Jose, CA, United States
    [job_card.full_time]
    A technology innovation firm in San Jose seeks an experienced DFT Engineer to develop cutting-edge ASICs for high-performance networking. You will define DFT architecture, collaborate with design te...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    Talently • San Jose, CA, United States
    [job_card.full_time]
    On Site - San Jose, California, United States.ASIC Design, SystemVerilog, High Performance Compute, High-Speed Data Transport, PCIe / HBM. About the Technology Company / The Opportunity.Join a rapidly...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Sr. ASIC Engineer III, Annapurna Labs

    Sr. ASIC Engineer III, Annapurna Labs

    Amazon • Cupertino, CA, United States
    [job_card.full_time]
    AWS Utility Computing (UC) provides product innovations — from foundational services such as Amazon’s Simple Storage Service (S3) and Amazon Elastic Compute Cloud (EC2), to consistently released ne...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    SQL Pager LLC • Sunnyvale, CA, United States
    [job_card.full_time]
    To help develop an ASIC for our automotive and Data Center artificial intelligence computing architecture.Participating in Architecture definition and modeling, verification test plan and testbench...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior ASIC Engineer : RTL, SoC & Micro-Architecture

    Senior ASIC Engineer : RTL, SoC & Micro-Architecture

    Meta • Sunnyvale, CA, United States
    [job_card.full_time]
    A leading tech company in California is seeking an ASIC Engineer.This role involves architecture exploration, micro-architecture development, and collaboration with both verification and implementa...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    P Chappel Associates Inc • San Jose, California, United States
    [job_card.full_time]
    Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a Senior ASIC Design Engineer to join their growing team in San Jose. This role is ideal for engin...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    ASIC / SOC DFT Engineer (Silicon Engineering)

    ASIC / SOC DFT Engineer (Silicon Engineering)

    SpaceX • Sunnyvale, CA, United States
    [job_card.permanent]
    SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technolo...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Clocking Architect — PPA, Silicon Bringup

    Senior ASIC Clocking Architect — PPA, Silicon Bringup

    NVIDIA Corporation • Santa Clara, CA, United States
    [job_card.full_time]
    A leading technology company in Santa Clara is looking for an experienced ASIC engineer to join their Clocks team.You will be responsible for architecting clock domains, optimizing power, performan...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    Persimmons Inc. • San Jose, CA, United States
    [job_card.full_time]
    Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We’r...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    ASIC Engineer, Emulation

    ASIC Engineer, Emulation

    Ieeerusb • Sunnyvale, CA, United States
    [job_card.full_time]
    ASIC Engineer, Emulation : Define and implement IP / SoC emulation efforts; build emulation test benches to enable IP / sub-system / SoC level emulation. Develop tests and test plans to drive validation a...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    Persimmons • San Jose, CA, US
    [job_card.full_time]
    Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We&r...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]