Senior Serdes Layout Engineer – High-Speed AnalogThe Association of Technology, Management and Applied Engineering • San Jose, CA, United States
Senior Serdes Layout Engineer – High-Speed Analog
The Association of Technology, Management and Applied Engineering • San Jose, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
- [job_card.full_time]
[job_card.job_description]
A global technology leader in California is seeking a Senior Staff Engineer for Serdes Layout Design. The role demands significant expertise in high-speed analog layout, including the design of complex analog circuits. Candidates should have 10+ years of experience and be familiar with sub-micron technologies. This position includes competitive pay ranging from $180,950 to $289,050 with comprehensive benefits and a commitment to inclusion and support.
#J-18808-Ljbffr
[job_alerts.create_a_job]
Analog Layout Engineer • San Jose, CA, United States
[internal_linking.similar_jobs]
A leading technology company in California is seeking a Senior Layout Mask Design Engineer to work on custom SRAM designs using advanced FinFET technologies.
The ideal candidate will have over 8 yea...[show_more]
Analog Mixed Signal SerDes Design Engineer.We are seeking dedicated Analog Mixed-Signal designers to join our high-speed SerDes team.
Our team specializes in building next generation high-performanc...[show_more]
We're building safety-enhancing technology for aviation that will save lives.Automated aviation systems will enable a future where air transportation is safer, more convenient and fundamentally tra...[show_more]
Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!.
E-Space is bridging Earth and space to enable hyper-scaled deployment...[show_more]
A leading technology firm in San Jose is looking for a Principal Design Engineer specializing in SerDes design.The role requires at least 7 years of experience in CMOS SerDes or high-speed I / O IC d...[show_more]
Required Skills : Knowledge of analog / mixed-signal IP (e.SERDES PHY, transmitter and receiver, PLL, DDR PHY, ADCs, DACs, LDOs, etc.
Experienced working with the circuit designer...[show_more]
PsiQuantum'smission is to build the first useful quantum computers-machines capable of delivering the breakthroughs the field has long promised.
Since our founding in 2016, our singular focus has be...[show_more]
With electric vehicles expected to be nearly 30% of new vehicle sales by 2025 and more than 50% by 2040, electric mobility is becoming a reality.
ChargePoint (NYSE : CHPT) is at the center of this re...[show_more]
The company was founded in 2016 to address the profound need for improved kidney stone treatment.Kidney stone disease is a common, painful condition that consumes vast amounts of healthcare resourc...[show_more]
We have an opportunity to join the Alliance as a Senior Payer Analytics Consultant in the Payment Strategy Department.There are two positions that can be filled as a Senior Payer Analytics Consulta...[show_more]
A leading semiconductor company in San Jose is seeking a Senior High-Speed Mixed-Signal Layout / Analog Engineer.In this role, you will collaborate with circuit designers, optimize performance for SE...[show_more]
An innovative firm is seeking a Staff Analog Design Engineer to enhance their R&D team, focusing on high-speed SerDes technology.
This role is pivotal in driving complex analog circuit designs from ...[show_more]
Senior Staff Engineer, Serdes Layout Design.To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a ...[show_more]
Elastic, the Search AI Company, enables everyone to find the answers they need in real time, using all their data, at scale - unleashing the potential of businesses and people.The Elastic Search AI...[show_more]
To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.Advancing the World's Tec...[show_more]
SerDes analog designer focusing 100Gbps+ wireline technologies (TX and RX path).The successful candidate in this role will develop cutting-edge circuits and architectures for ultra-high speed wirel...[show_more]
Vantage Data Centers powers, cools, protects and connects the technology of the world's well-known hyperscalers, cloud providers and large enterprises.
Developing and operating across North America,...[show_more]
A leading technology firm in California is seeking a skilled Design Engineer to join their Palladium Solutions Development team.
This role focuses on developing verification environments for high-sp...[show_more]
Senior SRAM Layout Design Engineer - Equity Eligible
NVIDIA • Santa Clara, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Analog Mixed Signal SerDes Design Engineer
Apple • Santa Clara, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Sr. FPGA Design Engineer
Reliable Robotics • Mountain View, CA, United States
[job_card.permanent]
[last_updated.last_updated_30] • [promoted]
Senior Analog IC Layout Design Engineer
E-Space • Saratoga, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior SerDes IC Design Engineer - High-Speed Analog
Cadence • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Analog Layout Engineer
Programmers.io • Cupertino, CA, United States
[job_card.full_time]
[filters_job_card.quick_apply]
[last_updated.last_updated_variable_days]
Photonic Layout Engineer
PsiQuantum • Palo Alto, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Hardware Engineer
ChargePoint • Campbell, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Systems Engineer
Calyxo, Inc. • Pleasanton, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Payer Analytics Consultant
Central California Alliance for Health • Scotts Valley, CA, United States
[job_card.full_time] +1
[last_updated.last_updated_30] • [promoted]
Senior SerDes Layout Engineer – High-Speed Analog (Flexible)
Conductor • San Jose, California, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Staff Analog Design Engineer - High-Speed SerDes Leader
Credo Semiconductor, Inc. • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Staff Engineer, Serdes Layout Design
Samsung Semiconductor, Inc. • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Sr. Design Lead
Elastic • Mountain View, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Engineer, Serdes Analog Design
Samsung Semiconductor • San Jose, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior SerDes Analog Design
Omni Design Technologies • Milpitas, CA, US
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Design Manager, NA
Vantage Data Centers • Santa Clara, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Emulation Design Lead : High-Speed PHY & AVIP
Cadence Design Systems • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]