Talent.com
Physical Design Engineer
Physical Design EngineerEtched • San Jose, CA, US
Physical Design Engineer

Physical Design Engineer

Etched • San Jose, CA, US
[job_card.30_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Job Description

Job Description

About Etched

Etched is building the world’s first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

Etched is looking for exceptional Physical Design engineers to join our team. In this role, you
will own block-level implementation and verification, drive timing closure and PPA optimization, supervise 3rd party design work, and help improve our design flows and iteration speed.


Key Responsibilities

  • Deeply understand what is involved in physical design

  • Running PD flows to close blocks, support ASIC infrastructure, automate PD flows,
    improve CAD infrastructure

  • Collaborate with RTL Designers and provide Physical Design feedback to improve PPA

  • Drive dashboards that show the convergence of projects related to PD

  • Optimize tool flows, working with EDA vendors to incorporate the latest features

  • Accountable for block level closure

  • Supervise the outsourcing of physical design to a 3rd party service

You may be a good fit if you have

  • 5-10+ years of previous experience with PD

  • Tools, flow, and design methodology from RTL synthesis to GDSII sign-off

  • Experience with back-end design and timing closure on advanced process nodes (5nm
    and below)

  • Experience with Cadence (Innovus, Genus) or Synopsys (ICC2, Fusion Compiler)
    automated RTL-to-GDSII flows

  • Experience with sign-off tools (PrimeTime, Tempus, Voltus, etc.)

  • Experience with UPF-based low power design methodology, power verification,synthesis, scan insertion/ATPG, formal verification, floorplanning, placement, CTS,
    routing, IR drop, and EM/antenna analysis

  • Deeply creative and able to think from first principles

Strong candidates may also have experience with

  • Familiarity with transformer models and machine learning

  • Ability to program with Python or another scripting language

  • Familiarity with AI tools for programming/coding

  • Startup experience or comfort working in fast-paced environments

Benefits

  • Medical, dental, and vision packages with generous premium coverage

    • $500 per month credit for waiving medical benefits

  • Housing subsidy of $2k per month for those living within walking distance of the office

  • Relocation support for those moving to San Jose (Santana Row)

  • Various wellness benefits covering fitness, mental health, and more

  • Daily lunch + dinner in our office

How we’re different:

Etched believes in the Bitter Lesson. We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.

Compensation Range: $150K - $275K

[job_alerts.create_a_job]

Physical Design Engineer • San Jose, CA, US

[internal_linking.similar_jobs]
Radar Hardware Design Engineer

Radar Hardware Design Engineer

Reliable Robotics • Mountain View, California, United States
[job_card.permanent]
We're building safety-enhancing technology for aviation that will save lives.Automated aviation systems will enable a future where air transportation is safer, more convenient and fundamentally tra...[show_more]
[last_updated.last_updated_30] • [promoted]
Physical Design Engineer

Physical Design Engineer

eInfochips (An Arrow Company) • San Jose, CA, United States
[job_card.full_time]
Infochips (An Arrow Company) provided pay range.This range is provided by eInfochips (An Arrow Company).Your actual pay will be based on your skills and experience — talk with your recruiter to lea...[show_more]
[last_updated.last_updated_30] • [promoted]
Systems Development Engineer II, Design Technologies, Design Technologies

Systems Development Engineer II, Design Technologies, Design Technologies

Tech Cratic • Sunnyvale, CA, United States
[job_card.full_time]
Systems Development Engineer II, Design Technologies, Design Technologies.SQL – Knowledge of a front-end language (Javascript,.[show_more]
[last_updated.last_updated_30] • [promoted]
Diagnostic Radiology Physician

Diagnostic Radiology Physician

HealthEcareers - Client • FREMONT, CA, USA
[job_card.full_time]
Job Description & Requirements.Diagnostic Radiology Physician.StartDate: ASAP Available Shifts: Regular 8 Pay Rate: $2328.This facility is seeking a Diagnostic Radiology Physician for locum tenens ...[show_more]
[last_updated.last_updated_30] • [promoted]
ASIC RTL Design Engineer, AI Hardware

ASIC RTL Design Engineer, AI Hardware

Tesla • Palo Alto, CA, United States
[job_card.full_time]
ASIC RTL Design Engineer, AI Hardware.The Tesla AI Hardware team is looking for a Senior ASIC RTL Design Engineer to work on industry-leading AI accelerators in Palo Alto, CA.The candidate is expec...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Lead Thermal Engineer, Hardware Design - Thermal

Senior Lead Thermal Engineer, Hardware Design - Thermal

Celestica Inc. • San Jose, CA, United States
[job_card.full_time]
Senior Lead Thermal Engineer, Hardware Design.Senior Lead Engineer, Hardware Design.If you’re reading this, chances are that you’re getting this information over at least one piece of hardware that...[show_more]
[last_updated.last_updated_30] • [promoted]
Staff Physical Design Engineer – EMIR

Staff Physical Design Engineer – EMIR

Tenstorrent Inc. • Santa Clara, CA, United States
[job_card.permanent]
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency.With AI redefining the computing paradigm, solutions mu...[show_more]
[last_updated.last_updated_30] • [promoted]
Optomechanical Design Engineer

Optomechanical Design Engineer

APPLIED MATERIALS • Santa Clara, CA, United States
[job_card.full_time]
Who We Are Applied Materials is a global leader in materials engineering solutions used to produce virtually every new chip and advanced display in the world.We design, build and service cutting-ed...[show_more]
[last_updated.last_updated_variable_hours] • [promoted] • [new]
Principal Power Module Design Engineer

Principal Power Module Design Engineer

Analog Devices • San Jose, CA, United States
[job_card.permanent]
Principal Power Module Design Engineer.NASDAQ: ADI) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge.ADI combines analog...[show_more]
[last_updated.last_updated_30] • [promoted]
Staff Robotics Engineer (Dynamics and Controls)

Staff Robotics Engineer (Dynamics and Controls)

General Motors • Mountain View, CA, United States
[job_card.full_time]
At General Motors, our product teams are redefining mobility.Through a human-centered design process, we create vehicles and experiences that are designed not just to be seen, but to be felt.We’re ...[show_more]
[last_updated.last_updated_30] • [promoted]
Hardware Engineer

Hardware Engineer

Acceler8 Talent • Palo Alto, CA, United States
[job_card.full_time]
Acceler8 Talent is partnered with a seed‑stage startup ushering in a new generation of AI‑driven chip development.This team is building the intelligence layer that compresses the path to tape‑out f...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Analog/Mixed-Signal Circuit Design Engineer

Analog/Mixed-Signal Circuit Design Engineer

SK hynix America • San Jose, CA, United States
[job_card.full_time]
Analog/Mixed-Signal Circuit Design Engineer.Analog/Mixed-Signal Circuit Design Engineer.At SK hynix America, we're at the forefront of semiconductor innovation, developing advanced memory solutions...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI

Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI

Talent Groups • Sunnyvale, CA, United States
[job_card.full_time]
Hybrid // Physical Design Engineer-ASICs, SoCs, VLSI.Physical Design Engineer-ASICs, SoCs, VLSI.IR drop, EM), and leakage reduction techniques.Chip-Level Floorplanning & Hierarchical Design.Integra...[show_more]
[last_updated.last_updated_30] • [promoted]
Physical Design Technical Manager

Physical Design Technical Manager

MediaTek • San Jose, CA, United States
[job_card.full_time]
Be among the first 25 applicants.Direct message the job poster from MediaTek.MediaTek Incorporated is a global fabless semiconductor company that enables nearly 2 billion connected devices a year.W...[show_more]
[last_updated.last_updated_30] • [promoted]
Senior Systems Prototyping Engineer

Senior Systems Prototyping Engineer

NVIDIA Corporation • Santa Clara, CA, United States
[job_card.full_time]
Senior Systems Prototyping Engineer page is loaded## Senior Systems Prototyping Engineerlocations: US, CA, Santa Claratime type: Full timeposted on: Posted Yesterdayjob requisition id: JR2004049**W...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Principal Engineer, PCIe Verification (AI2441)

Principal Engineer, PCIe Verification (AI2441)

SiMa.ai • San Jose, CA, United States
[job_card.full_time]
Principal Engineer, PCIe Verification (AI2441) – SiMa.Location: San Jose, CA (full‑time, on‑site).The Design Verification (DV) engineer at SiMa is involved in the functional verification of PCIe co...[show_more]
[last_updated.last_updated_30] • [promoted]
ASIC Digital Design Engineer

ASIC Digital Design Engineer

Avicena Inc. • Sunnyvale, CA, United States
[job_card.full_time]
LED-based ultra-low power high bandwidth interconnects for chip-to-chip communications.This technology will revolutionize High-Performance (HPC) and Cloud computing, as well as other industries whe...[show_more]
[last_updated.last_updated_30] • [promoted]
Senior RF/Mixed-Signal IC Design Engineer

Senior RF/Mixed-Signal IC Design Engineer

ASICSoft • San Jose, CA, United States
[job_card.full_time]
Senior RF/Mixed-Signal IC Design Engineer.This range is provided by ASICSoft.Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.Senior RF/Mixed-Sig...[show_more]
[last_updated.last_updated_30] • [promoted]