Talent.com
Senior Process Design Kit (PDK) LVS Flow engineer
Senior Process Design Kit (PDK) LVS Flow engineerPsiQuantum • Palo Alto, CA, United States
[error_messages.no_longer_accepting]
Senior Process Design Kit (PDK) LVS Flow engineer

Senior Process Design Kit (PDK) LVS Flow engineer

PsiQuantum • Palo Alto, CA, United States
[job_card.30_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

PsiQuantum'smission is to build the first useful quantum computers-machines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016, our singular focus has been to build and deploy million-qubit, fault-tolerant quantum systems.

Quantum computers harness the laws of quantum mechanics to solve problems that even the most advanced supercomputers or AI systems will never reach. Their impact will span energy, pharmaceuticals, finance, agriculture, transportation, materials, and other foundational industries.

Our architecture and approachisbased on silicon photonics. Byleveragingthe advanced semiconductor manufacturing industry-including partners like GlobalFoundries-we use the same high-volume processes that already produce billions of chips for telecom and consumer electronics. Photonics offers natural advantages for scale : photonsdon'tfeel heat, are immune to electromagnetic interference, and integrate with existing cryogenic cooling and standard fiber-optic infrastructure.

In 2024,PsiQuantumannounced government-funded projects to support the build-out of our first utility-scale quantum computers in Brisbane, Australia, and Chicago, Illinois. These initiatives reflect a growing recognition that quantum computing will be strategically and economically defining-and that now is the time to scale.

PsiQuantumalso develops the algorithms and software needed to make these systems commercially valuable. Our application, software, and industry teams work directly with leading Fortune 500 companies-including Lockheed Martin, Mercedes-Benz, Boehringer Ingelheim, and Mitsubishi Chemical-to prepare quantum solutions for real-world impact.

Quantum computing is not an extension of classical computing. Itrepresentsa fundamental shift-and a path to mastering challenges that cannot besolvedany other way. The potential is enormous, and we have a clearpathto make it real.

Come join us.

Job Summary :

We are actively seeking an experienced PDK LVS Flow engineer. In this pivotal role, you will be responsible for developing, validating, and maintaining the Layout Versus Schematic (LVS) verification flow within our Photonics Process Design Kits.

Your expertise in netlist extraction, comparison, and manipulation is essential to ensuring a robust design flow, leading to accurate and efficient physical implementations of our leading-edge Photonics circuits.

You utilize your coding skills to establish an LVS verification flow within our design environment. You leverage collaborative version control systems, preferably Git, to maintain the high-quality and integrity of our PDKs.

You support the design and layout teams for LVS-related issues, especially during the tape-out phase.

Responsibilities :

  • Establish and maintain a robust LVS verification flow using Klayout and Python.
  • Define, implement, and validate netlist extraction rules from our Photonics circuits within the PDK, ensuring precise device and connectivity recognition.
  • Develop robust tools for comprehensive netlist manipulation, comparison, and verification to ensure alignment between layout and schematic netlists.
  • Maintain, validate, and release new versions of our PDKs, ensuring accuracy and performance.
  • Provide support and assistance to layout and design teams throughout the tape-out phase.
  • Drive essential interactions among our foundry, process, circuit design, layout, and test teams to ensure seamless implementation of our advanced photonics circuits.

Experience / Qualifications :

  • Advanced degree in Computer Science, Electrical Engineering, or a related field.
  • Minimum of 5 years' experience in a similar role, with strong focus on LVS.
  • Experience with Silicon Photonics design, particularly with complex circuits.
  • Proficiency in Python coding and scripting languages, with a focus on robust, clear, modular and testable code practices.
  • Required knowledge of KLayout; experience with gdsfactory preferred.
  • Demonstrated interest in quantum computing.
  • Highly focused, self-motivated, and detail-oriented.
  • Proven team player with the ability to work effectively across departments, sites, and time zones.
  • Excellent verbal and written communication skills.
  • PsiQuantum provides equal employment opportunity for all applicants and employees. PsiQuantum does not unlawfully discriminate on the basis of race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), gender identity, gender expression, national origin, ancestry, citizenship, age, physical or mental disability, military or veteran status, marital status, domestic partner status, sexual orientation, genetic information, or any other basis protected by applicable laws.

    Note : PsiQuantum will only reach out to you using an official PsiQuantum email address and will never ask you for bank account information as part of the interview process. Please report any suspicious activity to recruiting@psiquantum.com .

    We are not accepting unsolicited resumes from employment agencies.

    The ranges below reflect the target ranges for a new hire base salary. One is for the Bay Area (within 50 miles of HQ, Palo Alto), the second one (if applicable) is for elsewhere in the US (beyond 50 miles of HQ, Palo Alto). If there is only one range, it is for the specific location of where the position will be located. Actual compensation may vary outside of these ranges and is dependent on various factors including but not limited to a candidate's qualifications including relevant education and training, competencies, experience, geographic location, and business needs. Base pay is only one part of the total compensation package. Full time roles are eligible for equity and benefits. Base pay is subject to change and may be modified in the future.

    U.S. Base Pay Range

    $150,000 — $185,000 USD

    Bay Area Pay Range

    $170,000 — $202,000 USD

    [job_alerts.create_a_job]

    Senior Design • Palo Alto, CA, United States

    [internal_linking.similar_jobs]
    PIC Design Engineer

    PIC Design Engineer

    Celestial AI • Santa Clara, CA, US
    [job_card.full_time]
    As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Staff Process Development Engineer

    Staff Process Development Engineer

    Imperative Care • Campbell, CA, US
    [job_card.full_time]
    Job Title : Staff Process Development Engineer.This position is based in our Campbell, California offices.This position is onsite and full time. Do you want to make a real impact on patients? Imperat...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Design Process Senior Manager

    Design Process Senior Manager

    VirtualVocations • Fremont, California, United States
    [job_card.full_time]
    A company is looking for a Design Process, Programs, Communications & Engagement Senior Manager (DPP + C&E).Key Responsibilities Develop and implement business operating plans aligned with strate...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    Senior Analog / Mixed-Signal IC Automation and Design Engineer.

    Senior Analog / Mixed-Signal IC Automation and Design Engineer.

    Omni Design Technologies • Milpitas, CA, US
    [job_card.full_time]
    Senior analog / mixed-signal design engineer focusing on automation of high-performance analog-to-digital and digital-to-analog converters. The successful candidate in this role will be a member of th...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior RTL Design Engineer

    Senior RTL Design Engineer

    Mythic • Palo Alto, CA, US
    [job_card.full_time]
    We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.Mythic is building the ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Package Design Engineer

    Senior Package Design Engineer

    P. Chappel Associates, Inc. • San Jose, CA, US
    [job_card.full_time]
    Our client is a global System-on-Chip innovator serving industries like AR / VR, ADAS, networking, and data storage.Headquartered in Yokohama with offices worldwide, Socionext delivers advanced semic...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    P Chappel Associates Inc • San Jose, CA, US
    [job_card.full_time]
    Our client, a cutting-edge developer of custom ASICs and SoCs for emerging technologies, is seeking a Senior ASIC Design Engineer to join their growing team in San Jose. This role is ideal for engin...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Digital Design Engineer

    Senior Digital Design Engineer

    Ethan Alexander Group • Santa Clara, CA, US
    [job_card.full_time]
    As a Senior Logic Design Engineer, you will be responsible for : .Developing micro-architecture specification of the logic circuit from reading and comprehending the Product Requirement Document (PRD...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Packaging Design Engineer - Advanced Wafer-Level & OSAT Processes

    Packaging Design Engineer - Advanced Wafer-Level & OSAT Processes

    nEye Systems • Santa Clara, CA, US
    [job_card.full_time]
    We are seeking a highly skilled and experienced.This role is focused on the critical interface between our ICs and the final package, with a strong emphasis on advanced interconnects and outsourced...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Simulation Engineer

    Senior Simulation Engineer

    Toyota Research Institute • Los Altos, CA, US
    [job_card.full_time]
    At Toyota Research Institute (TRI), we’re on a mission to improve the quality of human life.We’re developing new tools and capabilities to amplify the human experience.To lead this tran...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Lab Systems & Process Implementation Lead

    Lab Systems & Process Implementation Lead

    Concord USA • Pleasanton, CA, US
    [job_card.full_time]
    Location : Bay Area or Tucson (On-site).Might require occasional travel to Santa Clara, Pleasanton, or Tucson.Employment Type : Contract (W2 or C2C). Possibility of renewal depending on personal perfo...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior / Staff Platform Engineer / SRE

    Senior / Staff Platform Engineer / SRE

    Flow • Palo Alto, California, US
    [job_card.full_time]
    Senior / Staff Platform Engineer / SRE.Technology – Flow Engineering / Salaried, full-time / Hybrid.At Flow, we're on a mission to enhance living experiences across communities by lever...[show_more]
    [last_updated.last_updated_1_day] • [promoted]
    Senior Solution Design Engineer

    Senior Solution Design Engineer

    Weee! Inc • Fremont, CA, US
    [job_card.full_time]
    Weee! is the largest and fastest-growing ethnic e-grocer in the United States, operating in one of the largest underserved categories in retail with affordable access to exciting ethnic food.By par...[show_more]
    [last_updated.last_updated_30] • [promoted]
    RTL Design Engineer

    RTL Design Engineer

    CyberCoders • San Jose, CA, US
    [job_card.full_time]
    We are a well established semiconductor company focused in manufacturing SSD chips for globally recognized semiconductor companies. With offices in the US, Europe, China and Singapore we are looking...[show_more]
    [last_updated.last_updated_30] • [promoted]
    MTS Process Integration Engineer

    MTS Process Integration Engineer

    KYOCERA SLD Laser, Inc • Union City, CA, US
    [job_card.full_time]
    SLD Laser, a world leader in commercialization of gallium nitride (GaN) based laser light sources, was acquired by KYOCERA Corporation and has commenced operations as a wholly owned subsidiary and ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Sr. System Engineer, Mechanical Design

    Sr. System Engineer, Mechanical Design

    Supermicro • San Jose, CA, United States
    [job_card.full_time]
    Supermicro is a Top Tier provider of advanced server, storage, and networking solutions for Data Center, Cloud Computing, Enterprise IT, Hadoop / Big Data, Hyperscale, HPC and IoT / Embedded customers...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Process Engineer

    Process Engineer

    Rocket EMS • Santa Clara, CA, US
    [job_card.full_time]
    In this role, you will work closely with production teams to troubleshoot issues, improve processes, and deliver engineering solutions that meet customer requirements. Support production by reducing...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Engineer in Vehicle Dynamics Development

    Senior Engineer in Vehicle Dynamics Development

    EDAG, Inc. • Fremont, CA, US
    [job_card.full_time]
    The EDAG Group is a globally leading, independent engineering services provider that combines excellent engineering with the latest technology trends. With a global network of some 60 branches, the ...[show_more]
    [last_updated.last_updated_30] • [promoted]