Talent.com
Senior Process Design Kit (PDK) LVS Flow engineer
Senior Process Design Kit (PDK) LVS Flow engineerPsiQuantum • Palo Alto, CA, United States
[error_messages.no_longer_accepting]
Senior Process Design Kit (PDK) LVS Flow engineer

Senior Process Design Kit (PDK) LVS Flow engineer

PsiQuantum • Palo Alto, CA, United States
[job_card.30_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

PsiQuantum'smission is to build the first useful quantum computers-machines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016, our singular focus has been to build and deploy million-qubit, fault-tolerant quantum systems.

Quantum computers harness the laws of quantum mechanics to solve problems that even the most advanced supercomputers or AI systems will never reach. Their impact will span energy, pharmaceuticals, finance, agriculture, transportation, materials, and other foundational industries.

Our architecture and approachisbased on silicon photonics. Byleveragingthe advanced semiconductor manufacturing industry-including partners like GlobalFoundries-we use the same high-volume processes that already produce billions of chips for telecom and consumer electronics. Photonics offers natural advantages for scale : photonsdon'tfeel heat, are immune to electromagnetic interference, and integrate with existing cryogenic cooling and standard fiber-optic infrastructure.

In 2024,PsiQuantumannounced government-funded projects to support the build-out of our first utility-scale quantum computers in Brisbane, Australia, and Chicago, Illinois. These initiatives reflect a growing recognition that quantum computing will be strategically and economically defining-and that now is the time to scale.

PsiQuantumalso develops the algorithms and software needed to make these systems commercially valuable. Our application, software, and industry teams work directly with leading Fortune 500 companies-including Lockheed Martin, Mercedes-Benz, Boehringer Ingelheim, and Mitsubishi Chemical-to prepare quantum solutions for real-world impact.

Quantum computing is not an extension of classical computing. Itrepresentsa fundamental shift-and a path to mastering challenges that cannot besolvedany other way. The potential is enormous, and we have a clearpathto make it real.

Come join us.

Job Summary :

We are actively seeking an experienced PDK LVS Flow engineer. In this pivotal role, you will be responsible for developing, validating, and maintaining the Layout Versus Schematic (LVS) verification flow within our Photonics Process Design Kits.

Your expertise in netlist extraction, comparison, and manipulation is essential to ensuring a robust design flow, leading to accurate and efficient physical implementations of our leading-edge Photonics circuits.

You utilize your coding skills to establish an LVS verification flow within our design environment. You leverage collaborative version control systems, preferably Git, to maintain the high-quality and integrity of our PDKs.

You support the design and layout teams for LVS-related issues, especially during the tape-out phase.

Responsibilities :

  • Establish and maintain a robust LVS verification flow using Klayout and Python.
  • Define, implement, and validate netlist extraction rules from our Photonics circuits within the PDK, ensuring precise device and connectivity recognition.
  • Develop robust tools for comprehensive netlist manipulation, comparison, and verification to ensure alignment between layout and schematic netlists.
  • Maintain, validate, and release new versions of our PDKs, ensuring accuracy and performance.
  • Provide support and assistance to layout and design teams throughout the tape-out phase.
  • Drive essential interactions among our foundry, process, circuit design, layout, and test teams to ensure seamless implementation of our advanced photonics circuits.

Experience / Qualifications :

  • Advanced degree in Computer Science, Electrical Engineering, or a related field.
  • Minimum of 5 years' experience in a similar role, with strong focus on LVS.
  • Experience with Silicon Photonics design, particularly with complex circuits.
  • Proficiency in Python coding and scripting languages, with a focus on robust, clear, modular and testable code practices.
  • Required knowledge of KLayout; experience with gdsfactory preferred.
  • Demonstrated interest in quantum computing.
  • Highly focused, self-motivated, and detail-oriented.
  • Proven team player with the ability to work effectively across departments, sites, and time zones.
  • Excellent verbal and written communication skills.
  • PsiQuantum provides equal employment opportunity for all applicants and employees. PsiQuantum does not unlawfully discriminate on the basis of race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), gender identity, gender expression, national origin, ancestry, citizenship, age, physical or mental disability, military or veteran status, marital status, domestic partner status, sexual orientation, genetic information, or any other basis protected by applicable laws.

    Note : PsiQuantum will only reach out to you using an official PsiQuantum email address and will never ask you for bank account information as part of the interview process. Please report any suspicious activity to recruiting@psiquantum.com .

    We are not accepting unsolicited resumes from employment agencies.

    The ranges below reflect the target ranges for a new hire base salary. One is for the Bay Area (within 50 miles of HQ, Palo Alto), the second one (if applicable) is for elsewhere in the US (beyond 50 miles of HQ, Palo Alto). If there is only one range, it is for the specific location of where the position will be located. Actual compensation may vary outside of these ranges and is dependent on various factors including but not limited to a candidate's qualifications including relevant education and training, competencies, experience, geographic location, and business needs. Base pay is only one part of the total compensation package. Full time roles are eligible for equity and benefits. Base pay is subject to change and may be modified in the future.

    U.S. Base Pay Range

    $150,000 — $185,000 USD

    Bay Area Pay Range

    $170,000 — $202,000 USD

    [job_alerts.create_a_job]

    Senior Design • Palo Alto, CA, United States

    [internal_linking.related_jobs]
    Senior Reliability Engineer

    Senior Reliability Engineer

    Intuitive • Sunnyvale, California, USA
    [job_card.full_time] +1
    We are looking for a talented individual to join our growing Reliability Engineering team focused on innovative approaches to reliability and life testing. This role has the opportunity to work crea...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Physical Design Engineer

    Physical Design Engineer

    P Chappel Associates Inc • Santa Clara, CA, US
    [job_card.full_time]
    We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our client who designs and delivers advanced System-on-Chip solutions across AR / VR, imaging, networking, an...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Analog / Mixed-Signal Design Engineer-US Based

    Senior Analog / Mixed-Signal Design Engineer-US Based

    Mixel, Inc. • San Jose, CA, United States
    [job_card.full_time]
    Take overall technical responsibility for exciting, state of the art projects in the explosive mobile PHY market.Create the critical components that will interconnect the next generation of mobile ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Package Design Engineer

    Senior Package Design Engineer

    P. Chappel Associates, Inc. • San Jose, CA, US
    [job_card.full_time]
    Our client is a global System-on-Chip innovator serving industries like AR / VR, ADAS, networking, and data storage.Headquartered in Yokohama with offices worldwide, Socionext delivers advanced semic...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior RTL Design Engineer

    Senior RTL Design Engineer

    Advanced Micro Devices, Inc. • San Jose, CA, United States
    [job_card.full_time]
    WHAT YOU DO AT AMD CHANGES EVERYTHING.We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Mixed Signal Design Engineer

    Senior Mixed Signal Design Engineer

    NVIDIA • Santa Clara, CA, United States
    [job_card.full_time]
    Senior Mixed Signal Design Engineer.Join NVIDIA as a Senior Mixed Signal Design Engineer.We are looking for a Senior Mixed‑Signal / Analog / IO Circuit Design Engineer to join a rapidly growing team pu...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    IC Physical Design Lead AE

    IC Physical Design Lead AE

    Cadence Systems • San Jose, California, USA
    [job_card.full_time]
    At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.As an expert Digital Implementation and Signoff Field Applications Engineering (AE) you ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Sr. System Engineer, Mechanical Design

    Sr. System Engineer, Mechanical Design

    Supermicro • San Jose, CA, United States
    [job_card.full_time]
    Supermicro is a Top Tier provider of advanced server, storage, and networking solutions for Data Center, Cloud Computing, Enterprise IT, Hadoop / Big Data, Hyperscale, HPC and IoT / Embedded customers...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Analog / mixed-signal IC Design Engineer - Acacia (Hybrid)

    Senior Analog / mixed-signal IC Design Engineer - Acacia (Hybrid)

    Cisco Systems, Inc. • San Jose, CA, United States
    [job_card.full_time]
    The application window is expected to close on 12 / 31 / 25.Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.This is a hybrid role wit...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior PDK LVS Flow Engineer, Photonics

    Senior PDK LVS Flow Engineer, Photonics

    PsiQuantum • Palo Alto, CA, United States
    [job_card.full_time]
    A pioneering quantum computing company in Palo Alto is seeking a Senior Process Design Kit (PDK) LVS Flow Engineer to develop and maintain LVS verification flows for cutting-edge photonics processe...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Process Engineer

    Senior Process Engineer

    QuantumScape Battery, Inc. • San Jose, CA, United States
    [job_card.full_time]
    QuantumScape is on a mission to transform energy storage with solid-state lithium‑metal battery technology.The company’s next‑generation batteries are designed to enable greater energy density, fas...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Physical Design Applications Engineer Returnship

    Senior Physical Design Applications Engineer Returnship

    Cadence Design Systems • San Jose, CA, United States
    [job_card.full_time]
    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Are you looking to re-enter the workforce as a Physical Design Application Engineer afte...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Med-Tech Manufacturing Engineer - Process & Lean

    Senior Med-Tech Manufacturing Engineer - Process & Lean

    Vantedge Medical Company • San Jose, CA, United States
    [job_card.full_time]
    A premier medical technology firm in San Jose is seeking a Senior Manufacturing Process Engineer.This full-time, on-site role involves leading process improvements and mentoring junior staff while ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior AI Engineer LLM, RAG

    Senior AI Engineer LLM, RAG

    A • Sunnyvale, California, United States
    [job_card.full_time]
    Our Wayfinder team is building scalable, certifiable autonomy systems to power the next generation of commercial aircraft. Our team of experts is driving the maturation of machine learning and other...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior RTL Design Engineer

    Senior RTL Design Engineer

    Mythic, Inc. • Palo Alto, CA, US
    [job_card.full_time]
    We're hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. Mythic is building the future...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior RTL Design Engineer

    Senior RTL Design Engineer

    CareerArc • San Jose, CA, US
    [job_card.full_time]
    WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded syst...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Process Engineer

    Senior Process Engineer

    Element Solutions Inc • San Jose, CA, United States
    [job_card.full_time]
    Press Tab to Move to Skip to Content Link.Select how often (in days) to receive an alert : .Challenge Yourself and Impact the Future!. MacDermid Alpha Electronic Solutions, a business of Element Solut...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Simulation Engineer

    Senior Simulation Engineer

    Pentangle Tech Services | P5 Group • San Jose, CA, US
    [job_card.full_time]
    Role – Software Simulation engineer with C#.Mandatory skills – C#, Software Simulation, Python, Squish, Hardware and Automation tools etc. Simulator Development (C#), Automation (Squish), & Firm...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]