Talent.com
Senior Silicon Physical Design Engineer, TPU, Google Cloud
Senior Silicon Physical Design Engineer, TPU, Google CloudGoogle Inc. • Mountain View, CA, United States
Senior Silicon Physical Design Engineer, TPU, Google Cloud

Senior Silicon Physical Design Engineer, TPU, Google Cloud

Google Inc. • Mountain View, CA, United States
[job_card.1_day_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Senior Silicon Physical Design Engineer, TPU, Google Cloud

Apply

  • Bachelor’s degree in Electrical Engineering or equivalent practical experience.
  • 5 years of experience with advanced design, including clock / voltage domain crossing, Design for Testing (DFT), and low power designs.
  • Experience with System on a Chip (SoC) cycles.
  • Experience in high-performance, high-frequency, and low-power designs.

Preferred qualifications :

  • Master’s degree in Electrical Engineering.
  • Experience in coding with System Verilog and scripting with TCL.
  • Experience with VLSI design in SoC or multiple-cycles of SoC in ASIC design.
  • Experience with layout verification and design rules.
  • About the job

    Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

    In this role, you will be part of a team developing SoCs used to accelerate Machine Learning (ML) computation in data centers. You will collaborate with members of architecture, verification, power and performance, physical design etc. to specify and deliver high quality designs for next generation data center accelerators. You will solve technical problems with innovative micro-architecture and practical logic solutions, and evaluate design options with complexity, performance, power and area in mind.

    Behind everything our users see online is the architecture built by the Technical Infrastructure team to keep it running. From developing and maintaining our data centers to building the next generation of Google platforms, we make Google's product portfolio possible. We're proud to be our engineers' engineers and love voiding warranties by taking things apart so we can rebuild them. We keep our networks up and running, ensuring our users have the best and fastest experience possible.

    Responsibilities

  • Define and drive the implementation of physical design methodologies.
  • Take ownership of one or more physical design partitions or top level.
  • Manage timing and power consumption of the design.
  • Contribute to design methodology, libraries, and code review.
  • Define the physical design related rule sets for the functional design engineers.
  • Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity / expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy , Know your rights : workplace discrimination is illegal , Belonging at Google , and How we hire .

    Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.

    To all recruitment agencies : Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.

    #J-18808-Ljbffr

    [job_alerts.create_a_job]

    Senior Design Engineer • Mountain View, CA, United States

    [internal_linking.similar_jobs]
    Senior Silicon Design Engineer

    Senior Silicon Design Engineer

    Advanced Micro Devices • San Jose, CA, United States
    [job_card.full_time]
    WHAT YOU DO AT AMD CHANGES EVERYTHING.At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded syst...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Physical Design Engineer – AI Edge SoC

    Senior Physical Design Engineer – AI Edge SoC

    Gyga Force • San Jose, CA, United States
    [job_card.full_time]
    A leading semiconductor company is seeking an experienced Physical Design Engineer to guide chip implementation efforts and improve the design flow. You will collaborate with cross-functional teams ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Physical IC Design Engineer - RTL to Tape-out + Equity

    Senior Physical IC Design Engineer - RTL to Tape-out + Equity

    Broadcom • San Jose, CA, United States
    [job_card.full_time]
    A leading technology company is seeking a Physical IC Design Engineer to enhance their Data Center Solutions Group.The role focuses on utilizing cutting-edge technology to advance Artificial Intell...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Hybrid Senior Physical Design Engineer – P&R & PPA Expert

    Hybrid Senior Physical Design Engineer – P&R & PPA Expert

    TSMC • San Jose, CA, United States
    [job_card.full_time]
    A leading semiconductor foundry in California is seeking a Senior Physical Design Engineer.Responsible for physical design implementation and optimization, this role requires a Master's in Electric...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Principal AI Silicon Physical Design Architect

    Senior Principal AI Silicon Physical Design Architect

    Astera Labs • San Jose, CA, United States
    [job_card.full_time]
    A leading AI connectivity firm in San Jose is seeking a Senior Principal Physical Design Engineer to lead the physical implementation of cutting-edge silicon technologies.You will manage complex ta...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Silicon Design Engineer

    Senior Silicon Design Engineer

    Intel • Santa Clara, CA, United States
    [job_card.full_time]
    Intel Central Engineering Group is engaged with customers today starting with our existing foundry offerings.We are expanding at a torrid pace to include our most advanced technologies, which are i...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Physical Design Engineer – Remote Leader

    Senior Physical Design Engineer – Remote Leader

    Encore Semi Llc • San Jose, CA, United States
    [filters.remote]
    [job_card.full_time]
    A prominent semiconductor company is seeking a Sr Physical Design Engineer to lead full-chip and block-level physical design for advanced products. The ideal candidate will have over 8 years of expe...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    Physical Design Engineer

    Physical Design Engineer

    Efficient Computer • San Jose, CA, United States
    [job_card.full_time]
    Efficient is developing the world’s most energy-efficient general-purpose computer processor.Efficient’s patented technology uses 100x less energy than state of the art commercially available ultra...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Sr. Physical Design Engineer, Annapurna Labs

    Sr. Physical Design Engineer, Annapurna Labs

    Amazon Web Services (AWS) • Cupertino, CA, United States
    [job_card.full_time]
    Physical Design Engineer, Annapurna Labs.Physical Design Engineer, Annapurna Labs.Physical Design Engineer, Annapurna Labs. Be among the first 25 applicants.Physical Design Engineer, Annapurna Labs....[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Physical Design Engineer – PPA, Sub-7nm, Equity

    Senior Physical Design Engineer – PPA, Sub-7nm, Equity

    Bayasystems • Santa Clara, CA, United States
    [job_card.full_time]
    A leading semiconductor firm in California is looking for a skilled Physical Design Engineer to oversee RTL to GDS implementation flows and collaborate with micro-architects on design trade-offs.Th...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Physical Design Engineer

    Senior ASIC Physical Design Engineer

    Google • Sunnyvale, CA, United States
    [job_card.full_time]
    In this role, you’ll work to shape the future of AI / ML hardware acceleration.You’ll drive cutting‑edge TPU technology that powers Google’s most demanding AI / ML applications, contributing to custom ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Simulation Engineer

    Senior Simulation Engineer

    Pentangle Tech Services | P5 Group • San Jose, CA, US
    [job_card.full_time]
    Role – Software Simulation engineer with C#.Mandatory skills – C#, Software Simulation, Python, Squish, Hardware and Automation tools etc. Simulator Development (C#), Automation (Squish)...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    Senior ASIC Physical Design Engineer

    Senior ASIC Physical Design Engineer

    Theconstructsim • Milpitas, CA, United States
    [job_card.full_time]
    A leading technology firm located in Milpitas, California, is seeking a Physical Design Engineer with expertise in ASIC development to manage design tasks such as floorplanning and routing.Candidat...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Hybrid / / Physical Design Engineer-ASICs, SoCs, VLSI

    Hybrid / / Physical Design Engineer-ASICs, SoCs, VLSI

    Talent Groups • Sunnyvale, CA, United States
    [job_card.full_time]
    Hybrid / / Physical Design Engineer-ASICs, SoCs, VLSI.Physical Design Engineer-ASICs, SoCs, VLSI.IR drop, EM), and leakage reduction techniques. Chip-Level Floorplanning & Hierarchical Design.Integra...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Physical Design Engineer

    Senior Physical Design Engineer

    Credo Semiconductor, Inc. • San Jose, CA, US
    [job_card.full_time]
    Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges, we del...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Physical Design Engineer, Netlisting

    Senior ASIC Physical Design Engineer, Netlisting

    NVIDIA Corporation • Santa Clara, CA, United States
    [job_card.full_time]
    NVIDIA has continuously reinvented itself over two decades.Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parall...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Physical IC Design Engineer – RTL to Tape-Out

    Senior Physical IC Design Engineer – RTL to Tape-Out

    Broadcom Inc. • San Jose, CA, United States
    [job_card.full_time]
    A leading semiconductor company in San Jose is seeking an experienced Physical IC Design Engineer to join their Data Center Solutions Group. You will drive advancements in AI / ML ecosystems and manag...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior FPGA Physical Design Engineer – RTL to GDSII, PPA

    Senior FPGA Physical Design Engineer – RTL to GDSII, PPA

    Altera • San Jose, CA, United States
    [job_card.full_time]
    A leading technology company in San Jose, California is seeking a Physical Design Engineer to play a critical role in backend implementation for FPGA / SoC devices. You will be responsible for tasks s...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]