Talent.com
Senior Digital Design Engineer - Power-Efficient RTL (Remote)
Senior Digital Design Engineer - Power-Efficient RTL (Remote)Efficient Computer Corporation, Inc. • San Jose, CA, United States
Senior Digital Design Engineer - Power-Efficient RTL (Remote)

Senior Digital Design Engineer - Power-Efficient RTL (Remote)

Efficient Computer Corporation, Inc. • San Jose, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
  • [filters.remote]
[job_card.job_description]

A cutting-edge technology firm is seeking a Digital Design Engineer to contribute to the design and implementation of energy-efficient processors. The ideal candidate will have over 8 years of experience in digital design, particularly in optimizing power consumption. This role is crucial in shaping efficient technology and offers a competitive salary range of $160,000 to $210,000, along with comprehensive benefits. Join us to innovate in the field of computing.

#J-18808-Ljbffr

[job_alerts.create_a_job]

Rtl Design Engineer • San Jose, CA, United States

[internal_linking.related_jobs]
Senior Digital Design Engineer

Senior Digital Design Engineer

Credo • San Jose, CA, United States
[job_card.full_time]
Get AI-powered advice on this job and more exclusive features.Credo is engineering the future of high-speed connectivity for the AI-driven world. With a deeply rooted legacy of innovation and a pass...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Digital Design Engineer

Digital Design Engineer

SQL Pager LLC • San Jose, CA, United States
[job_card.full_time]
Define block level micro-architecture and write design specification.RTL implementation of the specification while meeting power, area, timing constraints. Work with Verification team to verify func...[show_more]
[last_updated.last_updated_30] • [promoted]
Senior ASIC Design Engineer - RTL for GPUs / SoCs + Equity

Senior ASIC Design Engineer - RTL for GPUs / SoCs + Equity

NVIDIA • Santa Clara, CA, United States
[job_card.full_time]
A leading technology firm in California is seeking a Senior ASIC Design Engineer to join their GPU Design team.This role involves implementing and delivering high-performance RTL and collaborating ...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Lead Design Engineer

Lead Design Engineer

Cadence Systems • San Jose, California, USA
[job_card.full_time]
At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.Lead cutting-edge electrical and functional validation for next-generation DDR interfaces...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
RTL Design Engineer

RTL Design Engineer

Objectwin Technology Inc. • Santa Clara, California, United States
[job_card.temporary]
[filters_job_card.quick_apply]
Santa Clara, CA 95054 (100% REMOTE).Responsible for RTL design using Verilog HDL for implementation and debug.Read and comprehend Analog Macro level architectural specification.Modelling Analog-Mix...[show_more]
[last_updated.last_updated_30]
FPGARTL Design Engineer

FPGARTL Design Engineer

Pi-Square Technologies LLC • San Jose, California, USA
[job_card.full_time]
Job Description & Skill Requirement : .Design & Implementation : Develop RTL code (Verilog VHDL SystemVerilog) for FPGA and digital circuits integrating IP and system software.Simulation & Debugging : ...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior RTL Design Engineer

Senior RTL Design Engineer

Mythic, Inc. • Palo Alto, CA, United States
[job_card.full_time]
We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life. Mythic is building the future...[show_more]
[last_updated.last_updated_30] • [promoted]
Senior RTL Design Engineer

Senior RTL Design Engineer

Advanced Micro Devices, Inc. • San Jose, CA, United States
[job_card.full_time]
WHAT YOU DO AT AMD CHANGES EVERYTHING.We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that ...[show_more]
[last_updated.last_updated_30] • [promoted]
Senior PHY Design Engineer - Low-Power Wireless RTL

Senior PHY Design Engineer - Low-Power Wireless RTL

InnoPhase IoT • San Jose, CA, United States
[job_card.full_time]
A cutting-edge technology company in California is seeking a Staff / Sr.Staff PHY Design Engineer to develop low-power WiFi and BT / BLE micro-architecture. This role involves designing Digital Signal P...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Staff RTL Design Engineer

Senior Staff RTL Design Engineer

Advanced Micro Devices • San Jose, CA, US
[job_card.full_time]
WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded syst...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior RTL Design Engineer

Senior RTL Design Engineer

CareerArc • San Jose, CA, United States
[job_card.full_time]
WHAT YOU DO AT AMD CHANGES EVERYTHING.At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded syst...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Digital IC Design Engineer

Digital IC Design Engineer

Rambus • San Jose, CA, United States
[job_card.full_time]
Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an exceptional MTS Digital Engineering to join our Memory Interface Chip team in San Jose.In this rol...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
FPGA RTL Design Engineer

FPGA RTL Design Engineer

VDart Inc • San Jose, California, USA
[job_card.full_time]
Job Title : FPGA / RTL Design Engineer.FPGA / RTL Design Engineer to design implement and validate digital circuits and FPGA-based solutions. This role involves hands-on development using RTL languages...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Digital Design Engineer

Digital Design Engineer

Bolt Graphics • Sunnyvale, California, United States, 94085
[job_card.full_time]
Bolt Graphics is a semiconductor startup based in Sunnyvale, CA building the fastest and most efficient graphics processors. We pride ourselves on our first principles approach to solving problems.W...[show_more]
[last_updated.last_updated_variable_hours] • [new]
Senior ICE Emulation Design Engineer

Senior ICE Emulation Design Engineer

Axiado Corporation • San Jose, CA, United States
[job_card.full_time]
Axiado is an AI-enhanced security processor company redefining the control and management of every digital system.The company was founded in 2017, and currently has 150+ employees.At Axiado, develo...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Digital Design Engineer : RTL to Interfaces & Impact

Digital Design Engineer : RTL to Interfaces & Impact

Analog Devices, Inc. • San Jose, CA, United States
[job_card.full_time]
A leading semiconductor company in San Jose is seeking a Digital Design Engineer to design and develop digital integrated circuits. The ideal candidate will have a strong understanding of digital ci...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Design Engineering Leader - Remote

Senior Design Engineering Leader - Remote

Celestica • San Jose, CA, United States
[filters.remote]
[job_card.full_time]
A leading tech solutions firm is seeking a Senior Engineering Leader to spearhead strategic customer engagements in cutting-edge technology solutions. The role involves leading a team of engineers a...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
ASIC RTL Design Engineer, AI Hardware

ASIC RTL Design Engineer, AI Hardware

Tesla Motors, Inc. • Palo Alto, CA, United States
[job_card.full_time]
The Tesla AI Hardware team is looking for a Senior ASIC RTL Design Engineer to work on industry leading AI accelerators in Palo Alto, CA. Candidate is expected to implement and document microarchite...[show_more]
[last_updated.last_updated_variable_days] • [promoted]