Talent.com
Principal Digital Design Engineer
Principal Digital Design Engineerjobr.pro • Palo Alto, CA, United States
Principal Digital Design Engineer

Principal Digital Design Engineer

jobr.pro • Palo Alto, CA, United States
[job_card.1_day_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

PsiQuantum’smission is to build the first useful quantum computers—machines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016, our singular focus has been to build and deploy million-qubit, fault-tolerant quantum systems.

Quantum computers harness the laws of quantum mechanics to solve problems that even the most advanced supercomputers or AI systems will never reach. Their impact will span energy, pharmaceuticals, finance, agriculture, transportation, materials, and other foundational industries.

Our architecture and approachisbased on silicon photonics. Byleveragingthe advanced semiconductor manufacturing industry—including partners like GlobalFoundries, we use the same high-volume processes that already produce billions of chips for telecom and consumer electronics. Photonics offers natural advantages for scale : photonsdon’tfeel heat, are immune to electromagnetic interference, and integrate with existing cryogenic cooling and standard fiber-optic infrastructure.

In 2024,PsiQuantumannounced government-funded projects to support the build-out of our first utility-scale quantum computers in Brisbane, Australia, and Chicago, Illinois. These initiatives reflect a growing recognition that quantum computing will be strategically and economically defining—and that now is the time to scale.

PsiQuantumalso develops the algorithms and software needed to make these systems commercially valuable. Our application, software, and industry teams work directly with leading Fortune 500 companies—including Lockheed Martin, Mercedes-Benz, Boehringer Ingelheim, and Mitsubishi Chemical—to prepare quantum solutions for real-world impact.

Quantum computing is not an extension of classical computing. Itrepresentsa fundamental shift—and a path to mastering challenges that cannot besolvedany other way. The potential is enormous, and we have a clearpathto make it real.

Come Join Us.

Job Summary :

The digital design engineer will join PsiQuantum's Electronic Sub-Systems team in the development of innovative digital microarchitecture definition, documentation, implementation, and validation for FPGAs.

Responsibilities :

  • Logic design, debugging, and verification using Verilog / SystemVerilog for FPGAs.
  • FPGA synthesis, constrains, and implementation.
  • Perform functional verification and debugging of digital designs using simulation tools.
  • FPGA testing and validation in laboratory to ensure functionality and performance meet spec.
  • Contribute to analysis of system requirements needed to generate digital microarchitecture definition and documentation.
  • Collaborate with system architecture, software, and firmware teams.

Experience / Qualifications :

  • Degree in computer engineering, electrical engineers, computer science, or related field. MS / PhD preferred.
  • Experience with Verilog / SystemVerilog.
  • 12+ years of experience in FPGA design with hands-on expertise in RTL design, verification, and validation.
  • Experience with FPGA development including debugging / validation in laboratory environment.
  • Ability to independently understand system specifications and contribute to microarchitectures and documentation.
  • Ability to collaborate effectively across departments, sites, and time zones.
  • Excellent communication skills.
  • PsiQuantum provides equal employment opportunity for all applicants and employees. PsiQuantum does not unlawfully discriminate on the basis of race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), gender identity, gender expression, national origin, ancestry, citizenship, age, physical or mental disability, military or veteran status, marital status, domestic partner status, sexual orientation, genetic information, or any other basis protected by applicable laws.

    Note : PsiQuantum will only reach out to you using an official PsiQuantum email address and will never ask you for bank account information as part of the interview process. Please report any suspicious activity to recruiting@psiquantum.com.

    We are not accepting unsolicited resumes from employment agencies.

    The ranges below reflect the target ranges for a new hire base salary. One is for the Bay Area (within 50 miles of HQ, Palo Alto), the second one (if applicable) is for elsewhere in the US (beyond 50 miles of HQ, Palo Alto). If there is only one range, it is for the specific location of where the position will be located.Actual compensation may vary outside of these ranges and is dependent on various factors including but not limited to a candidate's qualifications including relevant education and training, competencies, experience, geographic location, and business needs. Base pay is only one part of the total compensation package. Full time roles are eligible for equity and benefits. Base pay is subject to change and may be modified in the future.

    U.S. Base Pay Range $219,000 — $243,000 USD Bay Area Pay Range $235,000 — $265,000 USD

    #J-18808-Ljbffr

    [job_alerts.create_a_job]

    Digital Design Engineer • Palo Alto, CA, United States

    [internal_linking.similar_jobs]
    Hardware Design Engineer

    Hardware Design Engineer

    Supermicro • San Jose, CA, United States
    [job_card.full_time]
    Supermicro is a Top Tier provider of advanced server, storage, and networking solutions for Data Center, Cloud Computing, Enterprise IT, Hadoop / Big Data, Hyperscale, HPC and IoT / Embedded customers...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Principal Digital Design Engineer

    Principal Digital Design Engineer

    PsiQuantum • Palo Alto, California, USA
    [job_card.full_time]
    PsiQuantumsmission is to build the first useful quantum computersmachines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016 our singular focus has been ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal Engineer, HSIO Digital Design

    Principal Engineer, HSIO Digital Design

    Samsung Semiconductor • San Jose, CA, US
    [job_card.full_time]
    To provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period.Advancing the World's Tec...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Principal Design Engineer

    Senior Principal Design Engineer

    ASML • San Jose, California, USA
    [job_card.full_time]
    ASML US brings together the most creative minds in science and technology to develop lithography machines that are key to producing faster cheaper more energy-efficient microchips.We design develop...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal Hardware Design Engineer

    Principal Hardware Design Engineer

    Tarana Wireless, Inc. • Milpitas, CA, US
    [job_card.full_time]
    Join the Team That's Redefining Wireless Technology.Our groundbreaking Fixed Wireless Access technology is delivering .Tarana is a fast revenue growth company built by outstanding talented...[show_more]
    [last_updated.last_updated_30] • [promoted]
    SerDes - Principal Design Engineer

    SerDes - Principal Design Engineer

    Cadence • San Jose, CA, United States
    [job_card.full_time]
    SerDes - Principal Design Engineer.At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. The Principal Analog IC Designer is responsible for t...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Digital Design Engineer

    Digital Design Engineer

    SQL Pager LLC • San Jose, CA, United States
    [job_card.full_time]
    Define block level micro-architecture and write design specification.RTL implementation of the specification while meeting power, area, timing constraints. Work with Verification team to verify func...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Principal Digital Design Engineer

    Principal Digital Design Engineer

    jobr.pro • Palo Alto, CA, United States
    [job_card.full_time]
    PsiQuantum’smission is to build the first useful quantum computers—machines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016, our singular focus has be...[show_more]
    [last_updated.last_updated_1_day] • [promoted]
    Principal Digital Design Engineer

    Principal Digital Design Engineer

    PSI Quantum • Palo Alto, CA, United States
    [job_card.full_time]
    PsiQuantum's mission is to build the first useful quantum computers-machines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016, our singular focus has b...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal Design Engineer

    Principal Design Engineer

    Cadence Systems • San Jose, California, USA
    [job_card.full_time]
    At Cadence we hire and develop leaders and innovators who want to make an impact on the world of technology.Proficiency in logic design and micro-architecture. Proficiency in Verilog / SystemVerilog a...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal Digital Engineer

    Principal Digital Engineer

    Renesas Electronics • San Jose, California, USA
    [job_card.full_time]
    This is an opportunity to join Renesas Infrastructure and Mixed-Signal Division Memory Interface Product Line.You will join the team to develop the next-generation device with an embedded...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    ASIC Design Principal Engineer

    ASIC Design Principal Engineer

    nEye Systems • Santa Clara, CA, US
    [job_card.full_time]
    Eye’s MEMS-based silicon photonics optical circuit switches (OCS) eliminate critical bottlenecks in AI processing by enabling direct optical connections among thousands of GPUs and memory uni...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal, Design Engineering

    Principal, Design Engineering

    Celestica Inc. • San Jose, CA, United States
    [job_card.full_time]
    Press Tab to Move to Skip to Content Link.Select how often (in days) to receive an alert : .The Principal Engineer, Software works in cross functional teams with other designers, customers, manufactu...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Principal ASIC Design Engineer

    Principal ASIC Design Engineer

    Credo Semiconductor, Inc. • San Jose, CA, US
    [job_card.full_time]
    Salary : $180,000 $210,000 per year.Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most co...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Principal Digital Design Engineer

    Principal Digital Design Engineer

    black.ai • Palo Alto, CA, United States
    [job_card.full_time]
    PsiQuantum’s mission is to build the first useful quantum computers—machines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016, our singular focus has b...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal Design Engineer

    Principal Design Engineer

    Cadence Design Systems • San Jose, CA, United States
    [job_card.full_time]
    Job Title : • • • •Principal Design Engineer • • • •(Memory) • • • •Location : • • • •Cork • • The Principal Design Engineer will be based in Cork, as part of an experienced Controller IP Team with long estab...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Sr Principal Design Engineer

    Sr Principal Design Engineer

    Cadence Design Systems, Inc. • San Jose, CA, United States
    [job_card.full_time]
    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.Be responsible for high-performance memory IP architecture design, owning the IC micro-a...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Principal ASIC Design Engineer

    Principal ASIC Design Engineer

    Fortinet • Sunnyvale, CA, United States
    [job_card.full_time]
    Fortinet is looking for a passionate ASIC Designer to join our R&D team! This role involves working on cutting edge high performance ASIC design from specification to RTL implementation.The new mem...[show_more]
    [last_updated.last_updated_30] • [promoted]