Senior SoC Design Engineer - RTL, Microarchitecture & IP LeadNVIDIA • Santa Clara, CA, United States
Senior SoC Design Engineer - RTL, Microarchitecture & IP Lead
NVIDIA • Santa Clara, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
- [job_card.full_time]
[job_card.job_description]
A leading technology company in Santa Clara is seeking a Senior SoC Design Engineer to develop customized solutions in AI, gaming, and more. The position requires extensive experience in RTL development, a Master's degree, and strong skills in micro-architectural design. This full-time role offers a base salary between $196,000 and $310,500, with additional equity and benefits. Candidates should excel in collaboration and communication, contributing to innovative projects that define the future of computing.
#J-18808-Ljbffr
[job_alerts.create_a_job]
Senior Design Engineer • Santa Clara, CA, United States
[internal_linking.related_jobs]
WHAT YOU DO AT AMD CHANGES EVERYTHING.At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded syst...[show_more]
WHAT YOU DO AT AMD CHANGES EVERYTHING.At AMD, our mission is to build great products that accelerate next‑generation computing experiences—from AI and data centers, to PCs, gaming and embedded syst...[show_more]
A leading technology company in Santa Clara is seeking a hardware engineer to design and develop cache subsystems for high-performance systems on chip (SoC).
Responsibilities include tailoring hardw...[show_more]
We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.Mythic is building the ...[show_more]
We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.
Mythic is building the future...[show_more]
A leading semiconductor company is seeking a self-motivated Senior Design Engineer to focus on RTL design and validation of high-speed interfaces.
The ideal candidate will have strong skills in digi...[show_more]
A leading semiconductor company located in San Jose seeks a Lead Principal Architect to drive platform and IP architecture.
The ideal candidate has over 20 years of experience, strong technical writ...[show_more]
We are a well established semiconductor company focused in manufacturing SSD chips for globally recognized semiconductor companies.
With offices in the US, Europe, China and Singapore we are looking...[show_more]
A leading technology firm in San Jose is seeking a professional to lead high-performance memory IP architecture design.Responsibilities include owning the IC micro-architecture, conducting power an...[show_more]
ASIC / SOC Micro-Architect and RTL Design Engineer.MatX is on a mission to be the compute platform for AGI.We are developing vertically integrated full-stack solutions from silicon to systems includi...[show_more]
A leading tech company in California is seeking an ASIC Engineer.This role involves architecture exploration, micro-architecture development, and collaboration with both verification and implementa...[show_more]
A leading semiconductor company in San Jose is seeking a Senior Design Engineer to drive the development of high-speed interfaces and digital components.
This role involves RTL design, timing constr...[show_more]
A leading technology firm in San Jose is seeking an experienced SoC / ASIC Digital Design Engineer focusing on Design for Test (DFT).
The ideal candidate will have 5-15 years of experience, specializi...[show_more]
A leading technology company in Santa Clara is seeking a Senior SoC Design Engineer to develop customized SoC solutions for various applications including AI and gaming.
The ideal candidate will hav...[show_more]
A leading automotive technology company is seeking a Senior ASIC RTL Design Engineer in Palo Alto, CA to implement high-quality designs for AI accelerators.
The role involves microarchitecture speci...[show_more]
Job Title : FPGA / RTL Design Engineer.FPGA / RTL Design Engineer to design implement and validate digital circuits and FPGA-based solutions.
This role involves hands-on development using RTL languages...[show_more]
This role involves hands-on work with high-speed interconnects, IP integration, and the full ASIC implementation flow.You will own the micro-architecture, RTL design, and synthesis, working closely...[show_more]
Digital Design Engineer focusing on high-performance analog-to-digital and digital-to-analog converters.Job responsibilities include RTL design, verification, behavioral modelling, support and assi...[show_more]
Senior Silicon Design Engineer
Advanced Micro Devices • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Silicon Design Engineer
Advanced Micro Devices, Inc. • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
SoC Cache Design Engineer - RTL & Performance
Apple Inc. • Santa Clara, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior RTL Design Engineer
Mythic • Palo Alto, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior RTL Design Engineer
Mythic, Inc. • Palo Alto, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior RTL Design Engineer - High-Speed SoC / FPGA
AMD • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Platform Architect - SoC & IP Leadership
Infineon Technologies AG • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
RTL Design Engineer
CyberCoders • San Jose, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior Principal Design Engineer - Memory IP Leader
Cadence Design Systems, Inc. • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_hours] • [promoted] • [new]
ASIC / SOC Micro-Architect and RTL Design Engineer
MatX • Mountain View, CA, United States
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]
Senior ASIC Engineer : RTL, SoC & Micro-Architecture
Meta • Sunnyvale, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior RTL Design Engineer – High-Performance SoC / FPGA
CareerArc • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior Principal DFT Design Engineer for SoC / ASIC Innovation
Cadence Design Systems • San Jose, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior SoC Design Engineer - Lead Custom SoCs & AI | Equity
NVIDIA Corporation • Santa Clara, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC RTL Design Engineer for AI Accelerators
Tesla Motors, Inc. • Palo Alto, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
FPGA RTL Design Engineer
VDart Inc • San Jose, California, USA
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Senior SoC Design Engineer Santa Clara, CA; Orange County, CA
Celestial A • Santa Clara, CA, United States
[job_card.full_time]
[last_updated.last_updated_variable_days] • [promoted]
Digital / RTL IC Design Engineer
Omni Design Technologies • Milpitas, CA, US
[job_card.full_time]
[last_updated.last_updated_30] • [promoted]