Talent.com
CPU Processor Performance Verification Engineer
CPU Processor Performance Verification EngineerApple • Santa Clara, CA, United States
CPU Processor Performance Verification Engineer

CPU Processor Performance Verification Engineer

Apple • Santa Clara, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Role Number : 200619509-3760

Summary

Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it! Join us to help deliver the next groundbreaking Apple product.

In this highly visible role, you will be at the center of a chip design effort collaborating with all subject areas, with a critical impact on getting functional products to millions of customers quickly. You will be responsible for silicon performance verification, correlation, characterization and tuning for CPUs. The role involves pre-silicon performance verification as well as developing tests to characterize CPU performance, analyzing and profiling software / applications, correlating and comparing performance across silicon / system software version, and working with OS and compiler teams on performance debug and tuning.

Description

As a CPU Processor Performance Verification Engineer owning the verification of a certain area of performance features in a chip design, you will have responsibilities as follows :

  • Work closely with architects and RTL designers on verifying the performance features of the design and correlating with performance models (both pre-silicon and post-silicon)
  • Work closely with software and application developers on identifying performance bottlenecks and tuning the software
  • Develop test plans and test infrastructure / tools for performance tuning, correlation, and verification
  • Improve and maintain the architectural performance models
  • Develop tests in assembly, C / C++, or vectors to debug and correlate the RTL and performance model
  • Develop C or Verilog-based checkers for verifying the performance features
  • Develop coverage monitors and analyze coverage to ensure all performance features are covered
  • Debug performance issues and conduct performance tuning on silicon
  • Benchmark, correlate and compare CPU performance across silicon / OS / compiler versions
  • Present CPU performance results to multi-functional teams
  • Work closely with OS and compiler teams on system and application performance tuning

Minimum Qualifications

Minimum BS and 10+ years of relevant industry experience

Performance modeling, processor verification, or RTL design experience

Experience in digital logic design, CPU architecture, and microarchitecture

Experience in developing performance test plans and writing / debugging assembly tests for performance correlation and verification

Programming skills in assembly, C / C++, Verilog, System Verilog, or scripting

Preferred Qualifications

Experience in benchmark and workload analysis and CPU performance profiling

Knowledge of compiler techniques and OS for performance optimization

Knowledge in developing instruction profiling tools on silicon

Experience in performance modeling for advanced CPU designs

Experience in silicon validation

Ability to work across teams to optimize silicon performance

Should be a great teammate with excellent communication and presentation skills and able to work independently on the owned unit

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (https : / / www.eeoc.gov / sites / default / files / 2023-06 / 22-088_EEOC_KnowYourRights6.12ScreenRdr.pdf) .

[job_alerts.create_a_job]

Verification Engineer • Santa Clara, CA, United States

[internal_linking.similar_jobs]
System Validation Engineer

System Validation Engineer

Supermicro • San Jose, CA, United States
[job_card.full_time]
Supermicro is a Top Tier provider of advanced server, storage, and networking solutions for Data Center, Cloud Computing, Enterprise IT, Hadoop / Big Data, Hyperscale, HPC and IoT / Embedded customers...[show_more]
[last_updated.last_updated_30] • [promoted]
CPU Formal Verification Engineer

CPU Formal Verification Engineer

Intel • Santa Clara, CA, United States
[job_card.full_time]
Silicon Engineering Group (SiG).As part of our elite engineering organization, you'll be at the forefront of semiconductor innovation, transforming cutting-edge concepts into the silicon that drive...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
CPU Post-Silicon Validation Engineer - Multiple Levels

CPU Post-Silicon Validation Engineer - Multiple Levels

Qualcomm • Santa Clara, CA, United States
[job_card.full_time]
Engineering Group, Engineering Group > .As a "CPU Silicon Bring up and Validation Engineer" you would be part of the CPU Silicon Bringup Team, within the CPU team. The charter for CPU Silicon Bringup...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Performance Modeling / Verification Engineer - Intermediate (US)

Performance Modeling / Verification Engineer - Intermediate (US)

Mindlance • Santa Clara, CA, United States
[job_card.full_time]
Minimum 5 years of experience in SystemC.Recent and relevant experience with SystemC.Resume includes hands-on modeling projects using SystemC. Familiarity with Transaction-Level Modeling (TLM) conce...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Principal ASIC verification Engineer

Principal ASIC verification Engineer

Nokia • San Jose, CA, United States
[job_card.full_time]
In an increasingly connected world, the pandemic has highlighted just how essential telecom networks are to keeping society running. With the recent acquisition of Infinera, we've united two industr...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Performance Modeling / Verification Engineer - Intermediate (US)

Performance Modeling / Verification Engineer - Intermediate (US)

Tech Providers • Santa Clara, CA, United States
[job_card.full_time]
Develop and verify cycle-approximate performance models for memory controllers and interconnects using SystemC and TLM2.Integrate SystemC models into system-level design tools and collaborate with ...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Performance Modeling / Verification Engineer - Intermediate

Performance Modeling / Verification Engineer - Intermediate

Cynet Systems • Santa Clara, CA, United States
[job_card.full_time]
The Performance Modeling / Verification Engineer develops, enhances, and maintains SystemC / TLM2 models for memory controllers, peripherals, and interconnects to accurately simulate hardware behavior ...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Performance Modeling / Verification Engineer - Intermediate (US)

Performance Modeling / Verification Engineer - Intermediate (US)

ObjectWin Technology • Santa Clara, CA, United States
[job_card.full_time]
Preference is Hybrid but Open to a fully remote candidate.Interview : 1hr long interview with Sr.For screening candidates on your end, please ensure the following : . Minimum 5 years of experience in S...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Performance Modeling / Verification Engineer - Intermediate

Performance Modeling / Verification Engineer - Intermediate

Tekwissen • Santa Clara, CA, United States
[job_card.temporary]
TekWissen is a global workforce management provider headquartered in Ann Arbor, Michigan that offers strategic talent solutions to our clients world-wide. This Client is an American multinational se...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Performance Modeling / Verification Engineer - Intermediate (US)

Performance Modeling / Verification Engineer - Intermediate (US)

TPI Global (formerly Tech Providers, Inc.) • Santa Clara, CA, United States
[job_card.full_time]
Develop and verify cycle-approximate performance models for memory controllers and interconnects using SystemC and TLM2.Integrate SystemC models into system-level design tools and collaborate with ...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Principal ASIC Verification Engineer

Principal ASIC Verification Engineer

Cornelis Networks • San Jose, CA, United States
[job_card.full_time]
Cornelis Networks delivers the world's highest performance scale-out networking solutions for AI and HPC datacenters.Our differentiated architecture seamlessly integrates hardware, software and sys...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
CPU Cores Design Verification Architect

CPU Cores Design Verification Architect

Advanced Micro Devices, Inc. • Santa Clara, CA, United States
[job_card.full_time]
WHAT YOU DO AT AMD CHANGES EVERYTHING.At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded syst...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Principal Verification Engineer

Principal Verification Engineer

Rambus • San Jose, CA, United States
[job_card.full_time]
Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Verification Engineer to join our Memory Interconnect Design team. You will be joining some of the brighte...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Performance Modeling / Verification Engineer - Intermediate (US)

Performance Modeling / Verification Engineer - Intermediate (US)

Sunrise Systems • Santa Clara, CA, United States
[job_card.full_time]
Performance Modeling / Verification Engineer - Intermediate.Preference is Hybrid but Open to a fully remote candidate.Interview : 1hr long interview with Sr. For screening candidates on your end, pleas...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Performance Modeling / Verification Engineer - Intermediate (US)

Performance Modeling / Verification Engineer - Intermediate (US)

LanceSoft • Santa Clara, CA, United States
[job_card.full_time]
Preference is Hybrid but Open to a fully remote candidate.Interview : 1hr long interview with Sr.For screening candidates on your end, please ensure the following : . Minimum 5 years of experience in S...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Principal CPU Design Verification Engineer

Principal CPU Design Verification Engineer

Ventana Micro Systems • Cupertino, CA, United States
[job_card.full_time]
Ventana is building the highest-performance RISC-V CPUs on the planet-designed for data center, AI, and edge workloads, with real silicon, not slideware. Our second-generation Veyron core (V2) is on...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Performance Modeling / Verification Engineer - Intermediate (US)

Performance Modeling / Verification Engineer - Intermediate (US)

Infotree Global Solutions • Santa Clara, CA, United States
[job_card.full_time]
Bill Rate Range : NA - NA (Negotiable to right candidate).Preference is Hybrid but Open to a fully remote candidate.Interview : 1hr long interview with Sr. For screening candidates on your end, please...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Verification Engineer - CPU

Senior Verification Engineer - CPU

NVIDIA • Santa Clara, CA, United States
[job_card.full_time]
We are now looking for a Senior Verification Engineer!.As a member of our CPU Verification Team, you will be responsible for a portion of the Design Verification, focusing on tasks such as testbenc...[show_more]
[last_updated.last_updated_variable_days] • [promoted]