Talent.com
Senior Process Design Kit (PDK) LVS Flow engineer
Senior Process Design Kit (PDK) LVS Flow engineerPsiQuantum • Palo Alto, CA, United States
[error_messages.no_longer_accepting]
Senior Process Design Kit (PDK) LVS Flow engineer

Senior Process Design Kit (PDK) LVS Flow engineer

PsiQuantum • Palo Alto, CA, United States
[job_card.variable_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Senior Process Design Kit (PDK) LVS Flow Engineer

Quantum computing holds the promise of humanity’s mastery over the natural world, but only if we can build a real quantum computer. PsiQuantum is on a mission to build the first real, useful quantum computers, capable of delivering the world‑changing applications that the technology has long promised. We know that means we will need to build a system with roughly 1 million qubits that supports fault tolerant error correction within a scalable architecture, and a data center footprint.

By harnessing the laws of quantum physics, quantum computers can provide exponential performance increases over today’s most powerful supercomputers, offering the potential for extraordinary advances across a broad range of industries including climate, energy, healthcare, pharmaceuticals, finance, agriculture, transportation, materials design, and many more.

PsiQuantum has determined the fastest path to delivering a useful quantum computer, years earlier than the rest of the industry. Our architecture is based on silicon photonics which gives us the ability to produce our components at Tier‑1 semiconductor fabs such as GlobalFoundries where we leverage high‑volume semiconductor manufacturing processes, the same processes that are already producing billions of chips for telecom and consumer electronics applications. We also benefit from the quantum mechanics reality that photons don’t feel heat or electromagnetic interference, allowing us to take advantage of existing cryogenic cooling systems and industry standard fiber connectivity.

In 2024, PsiQuantum announced two government‑funded projects to support the build‑out of our first Quantum Data Centers and utility‑scale quantum computers in Brisbane, Australia and Chicago, Illinois. Both projects are backed by nations that understand quantum computing’s potential impact and the need to scale this technology to unlock that potential. And we won’t just be building the hardware, but also the fault tolerant quantum applications that will provide industry‑transforming results.

Quantum computing is not just an evolution of the decades‑old advancement in compute power. It provides the key to mastering our future, not merely discovering it. The potential is enormous, and we have the plan to make it real. Come join us.

There’s much more work to be done and we are looking for exceptional talent to join us on this extraordinary journey!

Job Summary

We are actively seeking an experienced PDK LVS Flow engineer. In this pivotal role, you will be responsible for developing, validating, and maintaining the Layout Versus Schematic (LVS) verification flow within our Photonics Process Design Kits.

Your expertise in netlist extraction, comparison, and manipulation is essential to ensuring a robust design flow, leading to accurate and efficient physical implementations of our leading‑edge Photonics circuits.

You utilize your coding skills to establish an LVS verification flow within our design environment. You leverage collaborative version control systems, preferably Git, to maintain the high‑quality and integrity of our PDKs.

You support the design and layout teams for LVS‑related issues, especially during the tape‑out phase.

Responsibilities

  • Establish and maintain a robust LVS verification flow using Klayout and Python.
  • Define, implement, and validate netlist extraction rules from our Photonics circuits within the PDK, ensuring precise device and connectivity recognition.
  • Develop robust tools for comprehensive netlist manipulation, comparison, and verification to ensure alignment between layout and schematic netlists.
  • Maintain, validate, and release new versions of our PDKs, ensuring accuracy and performance.
  • Provide support and assistance to layout and design teams throughout the tape‑out phase.
  • Drive essential interactions among our foundry, process, circuit design, layout, and test teams to ensure seamless implementation of our advanced photonics circuits.

Experience / Qualifications

  • Advanced degree in Computer Science, Electrical Engineering, or a related field.
  • Minimum of 5 years’ experience in a similar role, with strong focus on LVS.
  • Experience with Silicon Photonics design, particularly with complex circuits.
  • Proficiency in Python coding and scripting languages, with a focus on robust, clear, modular and testable code practices.
  • Required knowledge of KLayout; experience with gdsfactory preferred.
  • Demonstrated interest in quantum computing.
  • Highly focused, self‑motivated, and detail‑oriented.
  • Proven team player with the ability to work effectively across departments, sites, and time zones.
  • Excellent verbal and written communication skills.
  • PsiQuantum provides equal employment opportunity for all applicants and employees. PsiQuantum does not unlawfully discriminate on the basis of race, color, religion, sex (including pregnancy, childbirth, or related medical conditions), gender identity, gender expression, national origin, ancestry, citizenship, age, physical or mental disability, military or veteran status, marital status, domestic partner status, sexual orientation, genetic information, or any other basis protected by applicable laws.

    Note : PsiQuantum will only reach out to you using an official PsiQuantum email address and will never ask you for bank account information as part of the interview process. Please report any suspicious activity to recruiting@psiquantum.com.

    We are not accepting unsolicited resumes from employment agencies.

    The ranges below reflect the target ranges for a new hire base salary. One is for the Bay Area (within 50 miles of HQ, Palo Alto), the second one (if applicable) is for elsewhere in the US (beyond 50 miles of HQ, Palo Alto). If there is only one range, it is for the specific location of where the position will be located. Actual compensation may vary outside of these ranges and is dependent on various factors including but not limited to a candidate's qualifications including relevant education and training, competencies, experience, geographic location, and business needs. Base pay is only one part of the total compensation package. Full time roles are eligible for equity and benefits. Base pay is subject to change and may be modified in the future.

    U.S. Base Pay Range

    $150,000—$185,000 USD

    Bay Area Pay Range

    $170,000—$202,000 USD

    Seniority level

    Mid‑Senior level

    Employment type

    Full‑time

    Job function

    Management and Manufacturing

    Industries

    Computer Hardware Manufacturing

    Referrals increase your chances of interviewing at PsiQuantum by 2x

    Get notified about new Senior Process Specialist jobs in Palo Alto, CA.

    #J-18808-Ljbffr

    [job_alerts.create_a_job]

    Senior Design • Palo Alto, CA, United States

    [internal_linking.similar_jobs]
    PIC Design Engineer

    PIC Design Engineer

    Celestial AI • Santa Clara, CA, US
    [job_card.full_time]
    As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    E-Space • Saratoga, CA, US
    [job_card.full_time]
    Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!. E-Space is bridging Earth and space to enable hyper-scaled deployment...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior RTL Design Engineer

    Senior RTL Design Engineer

    Mythic • Palo Alto, CA, US
    [job_card.full_time]
    We’re hiring experienced RTL Design Engineers to play a key role in designing and implementing the components that will bring our next-generation AI processors to life.Mythic is building the ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Analog / Mixed-Signal IC Automation and Design Engineer.

    Senior Analog / Mixed-Signal IC Automation and Design Engineer.

    Omni Design Technologies • Milpitas, CA, US
    [job_card.full_time]
    Senior analog / mixed-signal design engineer focusing on automation of high-performance analog-to-digital and digital-to-analog converters. The successful candidate in this role will be a member of th...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Staff Process Development Engineer

    Staff Process Development Engineer

    Imperative Care • Campbell, CA, US
    [job_card.full_time]
    Job Title : Staff Process Development Engineer.This position is based in our Campbell, California offices.This position is onsite and full time. Do you want to make a real impact on patients? Imperat...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Design Verification Engineer

    Senior Design Verification Engineer

    Jobot • Sunnyvale, CA, US
    [job_card.full_time]
    This Jobot Job is hosted by : Holly Leahy.Are you a fit? Easy Apply now by clicking the "Apply Now" buttonand sending us your resume. Salary : $150,000 - $200,000 per year.We are seeking a d...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Sr. Reliability Engineer

    Sr. Reliability Engineer

    OMNIVISION • Santa Clara, CA, US
    [job_card.full_time]
    Review the reliability qualification testing results and determine whether the CMOS Image Sensor products are qualified for mass production. Work with various technical groups and participate in the...[show_more]
    [last_updated.last_updated_variable_hours] • [promoted] • [new]
    Senior Digital Design Engineer

    Senior Digital Design Engineer

    Ethan Alexander Group • Santa Clara, CA, US
    [job_card.full_time]
    As a Senior Logic Design Engineer, you will be responsible for : .Developing micro-architecture specification of the logic circuit from reading and comprehending the Product Requirement Document (PRD...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Sr. MEMS Development Engineer

    Sr. MEMS Development Engineer

    SiTime Corporation • Santa Clara, CA, US
    [job_card.full_time]
    Location - Michigan & Santa Clara.SiTime Corporation is the precision timing company.Our semiconductor MEMS programmable solutions offer a rich feature set that enables customers to differentia...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Packaging Design Engineer - Advanced Wafer-Level & OSAT Processes

    Packaging Design Engineer - Advanced Wafer-Level & OSAT Processes

    nEye Systems • Santa Clara, CA, US
    [job_card.full_time]
    We are seeking a highly skilled and experienced.This role is focused on the critical interface between our ICs and the final package, with a strong emphasis on advanced interconnects and outsourced...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Senior Simulation Engineer

    Senior Simulation Engineer

    Toyota Research Institute • Los Altos, CA, US
    [job_card.full_time]
    At Toyota Research Institute (TRI), we’re on a mission to improve the quality of human life.We’re developing new tools and capabilities to amplify the human experience.To lead this tran...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Process Engineer

    Process Engineer

    Rocket EMS • Santa Clara, CA, US
    [job_card.full_time]
    In this role, you will work closely with production teams to troubleshoot issues, improve processes, and deliver engineering solutions that meet customer requirements. Support production by reducing...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Solution Design Engineer

    Senior Solution Design Engineer

    Weee! Inc • Fremont, CA, US
    [job_card.full_time]
    Weee! is the largest and fastest-growing ethnic e-grocer in the United States, operating in one of the largest underserved categories in retail with affordable access to exciting ethnic food.By par...[show_more]
    [last_updated.last_updated_30] • [promoted]
    RTL Design Engineer

    RTL Design Engineer

    CyberCoders • San Jose, CA, US
    [job_card.full_time]
    We are a well established semiconductor company focused in manufacturing SSD chips for globally recognized semiconductor companies. With offices in the US, Europe, China and Singapore we are looking...[show_more]
    [last_updated.last_updated_30] • [promoted]
    Sr. System Engineer, Mechanical Design

    Sr. System Engineer, Mechanical Design

    Supermicro • San Jose, CA, United States
    [job_card.full_time]
    Supermicro is a Top Tier provider of advanced server, storage, and networking solutions for Data Center, Cloud Computing, Enterprise IT, Hadoop / Big Data, Hyperscale, HPC and IoT / Embedded customers...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior Engineer in Vehicle Dynamics Development

    Senior Engineer in Vehicle Dynamics Development

    EDAG, Inc. • Fremont, CA, US
    [job_card.full_time]
    The EDAG Group is a globally leading, independent engineering services provider that combines excellent engineering with the latest technology trends. With a global network of some 60 branches, the ...[show_more]
    [last_updated.last_updated_30] • [promoted]
    MTS Process Integration Engineer

    MTS Process Integration Engineer

    KYOCERA SLD Laser, Inc • Union City, CA, US
    [job_card.full_time]
    SLD Laser, a world leader in commercialization of gallium nitride (GaN) based laser light sources, was acquired by KYOCERA Corporation and has commenced operations as a wholly owned subsidiary and ...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]
    Senior ASIC Design Engineer

    Senior ASIC Design Engineer

    Persimmons • San Jose, CA, US
    [job_card.full_time]
    Persimmons is building the infrastructure that will power the next decade of AI.Founded in 2023 by veteran technologists from the worlds of semiconductors, AI systems, and software innovation, We&r...[show_more]
    [last_updated.last_updated_variable_days] • [promoted]