Talent.com
ASIC Design Verification Engineer I (Full Time) - United States
ASIC Design Verification Engineer I (Full Time) - United StatesCisco • San Francisco, California, United States
[error_messages.no_longer_accepting]
ASIC Design Verification Engineer I (Full Time) - United States

ASIC Design Verification Engineer I (Full Time) - United States

Cisco • San Francisco, California, United States
[job_card.variable_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

ASIC Design Verification Engineer I (Full Time) – United States

Please note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you directly if a relevant position opens. Applications are accepted until further notice.

Meet the Team

The ASIC Group works closely with other development teams within Cisco, including marketing, system hardware, software, product engineering, and manufacturing. Through this collaboration, members of our group play a major role in defining, developing and bringing new products to market across Cisco's product line. Open-minded, driven, diverse and deeply creative people at Cisco craft the hardware that makes the internet work. Bring your knowledge of computers and networking and take it to a new level in any one of the following product categories including : cloud, social, mobile / wireless, video, VoIP, collaboration, web, Internet of Things, routing, switching, IPv6, data center, HPC, TelePresence and many more. Your work will affect billions globally.

Your Impact

Join our award-winning ASIC team, where you’ll collaborate with top industry talent to design and deliver ground‑breaking communications and network processing silicon. You’ll contribute to system and processor architecture, high‑speed logic design and verification, digital signal processing, memory and custom library development, physical design, DFT, signal integrity, and advanced packaging. Work with the latest VLSI techniques and deep submicron technologies, owning projects from concept to in‑house physical implementation.

Minimum Qualifications

Completion within the past 3 years, or current enrollment with expected completion within 12 months, of a Bachelor’s degree program. Familiarity with hardware description languages (HDLs), such as Verilog or VHDL.

Experience with RTL design and simulation tools (e.g., Synopsys, Cadence, Mentor Graphics).

Exposure to scripting languages (e.g., Python, Perl, TCL) for automation.

Familiarity with ASIC / SoC design flow including synthesis, place & route, and timing closure.

Preferred Qualifications

Experience with ASIC verification methodologies (e.g., UVM, SystemVerilog).

Understanding of physical design and DFT (Design for Test) principles.

Familiarity with Linux‑based development environments.

Ability to adapt to new technologies and problem‑solve sophisticated engineering challenges.

Excellent organizational, teamwork, and communication skills.

Why Cisco

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Simply put – we power the future. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

Benefits

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long‑term disability coverage, and basic life insurance. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.

Seniority Level

Entry level

Employment Type

Full‑time

Job Function

Engineering and Information Technology

Industries

Software Development

#J-18808-Ljbffr

[job_alerts.create_a_job]

Design Verification Engineer • San Francisco, California, United States

[internal_linking.similar_jobs]
Wireless Design Verification Engineer

Wireless Design Verification Engineer

Apple Inc. • San Francisco, CA, United States
[job_card.full_time]
San Francisco Bay Area, California, United States Hardware.Would you like to join Apple’s growing wireless silicon development team? Our wireless SoC organization is responsible for all aspects of ...[show_more]
[last_updated.last_updated_30] • [promoted]
Principal Design Verification Engineer - AI Data Center Chips

Principal Design Verification Engineer - AI Data Center Chips

Acceler8 Talent • San Francisco, CA, United States
[job_card.full_time]
Top-Level Design Verification Engineer – Datacenter AI Hardware.Acceler8 Talent is partnering with a well‑funded startup (> . Series A), backed by world‑class investors, to hire an experienced Top-Le...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Design Verification Engineer

Senior Design Verification Engineer

quadric, Inc • Burlingame, CA, US
[job_card.full_time]
[filters_job_card.quick_apply]
Quadric has created an innovative general purpose neural processing unit (GPNPU) architecture.Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads...[show_more]
[last_updated.last_updated_30]
Senior ASIC Design Engineer — Bay Area, Onsite Role

Senior ASIC Design Engineer — Bay Area, Onsite Role

Blue Origin • San Francisco, CA, United States
[job_card.full_time]
A leading aerospace company in San Francisco is seeking a Sr ASIC Design Engineer to design and develop FPGA and ASIC solutions. Candidates should have a Bachelor’s degree in Electrical or Computer ...[show_more]
[last_updated.last_updated_variable_hours] • [promoted] • [new]
Design Verification Engineer

Design Verification Engineer

EDA CAREERS, (Technology Futures Inc). • San Francisco, CA, United States
[job_card.full_time]
Get AI-powered advice on this job and more exclusive features.Direct message the job poster from EDA CAREERS, (Technology Futures Inc). President at EDA-CAREERS and TECHNOLOGY FUTURES Inc.YOU MUST H...[show_more]
[last_updated.last_updated_30] • [promoted]
Analog IC Design Engineer

Analog IC Design Engineer

VirtualVocations • San Francisco, California, United States
[job_card.full_time]
A company is looking for an Analog IC Design Engineer, High-Speed.Key Responsibilities Design high-performance and high-speed AMS circuits, focusing on transceivers and broadband circuits interfa...[show_more]
[last_updated.last_updated_variable_hours] • [promoted] • [new]
Design Verification Engineer

Design Verification Engineer

Quix Recruitment Group Ltd • San Francisco, CA, US
[job_card.full_time]
Our client is a world-leading technology company at the forefront of semiconductor innovation, powering some of the most advanced digital systems in the industry. Their work touches billions of user...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
ASIC Design Engineer, Kuiper ASIC Design

ASIC Design Engineer, Kuiper ASIC Design

Amazon • San Francisco, CA, United States
[job_card.permanent]
Amazon Leo is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low‑latency, high‑speed broadband connectivity to unserved and underserved communities around t...[show_more]
[last_updated.last_updated_30] • [promoted]
ASIC Validation Engineer

ASIC Validation Engineer

Eridu Corporation • San Francisco, CA, United States
[job_card.full_time]
Eridu AI is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate training and inference for large-scale AI models. Today’s AI performance is frequently limited...[show_more]
[last_updated.last_updated_30] • [promoted]
ASIC Design Verification Engineer I (Full Time) - United States

ASIC Design Verification Engineer I (Full Time) - United States

Cisco Systems • San Francisco, CA, United States
[job_card.full_time]
Please note this posting is to advertise potential job opportunities.This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you d...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior ASIC Design Engineer

Senior ASIC Design Engineer

Ethan Alexander Group • San Francisco, CA, United States
[job_card.full_time]
Asic Design Engineer • San Francisco, CA, US.Define and bring up FPGA platforms for pre-silicon validation and software development. Map ASIC RTL to FPGA while minimizing code base differences.Creat...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Design Verification Engineer

Design Verification Engineer

OpenAI • San Francisco, CA, United States
[job_card.full_time]
OpenAI’s Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. The team is responsible for building the next generation of AI-na...[show_more]
[last_updated.last_updated_30] • [promoted]
ASIC Design Verification Engineer (all levels)

ASIC Design Verification Engineer (all levels)

SQL Pager LLC • San Francisco, CA, United States
[job_card.full_time]
ASIC Design Verification Engineer.Our client is building the first latency optimized SoC for their industry.Using its proven AI accelerator designs, we are targeting best in class latency with orde...[show_more]
[last_updated.last_updated_30] • [promoted]
ASIC / FPGA Design Engineer III

ASIC / FPGA Design Engineer III

Lockheed Martin Corporation • San Mateo, CA, United States
[job_card.full_time]
Integrated Product Development environment.This position does not support teleworking.Lockheed Martin Space facility in : . Denver CO or Highlands Ranch CO.You will work a flexible 9x80 schedule in th...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
FPGA Design Verification Engineer : RTL, UVM, SystemVerilog

FPGA Design Verification Engineer : RTL, UVM, SystemVerilog

WinMax Systems Corporation • Menlo Park, CA, United States
[job_card.full_time]
A technology firm is seeking a skilled FPGA Design Verification Engineer in Menlo Park, California.Responsibilities include designing verification tests, analyzing results, and collaborating with e...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Mission Operations Ground Systems and Software Engineer (7115C), Space Sciences Laboratory - 82831

Mission Operations Ground Systems and Software Engineer (7115C), Space Sciences Laboratory - 82831

InsideHigherEd • Berkeley, California, United States
[job_card.full_time]
Mission Operations Ground Systems and Software Engineer (7115C), Space Sciences Laboratory - 82831.At the University of California, Berkeley, we are dedicated to fostering a community where everyon...[show_more]
[last_updated.last_updated_30] • [promoted]
Design Verification Engineer

Design Verification Engineer

Eridu AI • San Francisco, CA, United States
[job_card.full_time]
Get AI-powered advice on this job and more exclusive features.This range is provided by Eridu AI.Your actual pay will be based on your skills and experience — talk with your recruiter to learn more...[show_more]
[last_updated.last_updated_30] • [promoted]
Senior Digital Design Engineer, High-Speed AI ASIC

Senior Digital Design Engineer, High-Speed AI ASIC

Flux Computing • San Francisco, CA, United States
[job_card.full_time]
A forward-thinking tech company in San Francisco is seeking a Senior / Staff Digital Design Engineer.This role involves end-to-end ownership of high-speed data-processing silicon, architecting digi...[show_more]
[last_updated.last_updated_30] • [promoted]