Talent.com
2026 Graduate Packaging Design Co-Op/Intern
2026 Graduate Packaging Design Co-Op/InternAdvanced Micro Devices, Inc. • San Jose, CA, United States
2026 Graduate Packaging Design Co-Op/Intern

2026 Graduate Packaging Design Co-Op/Intern

Advanced Micro Devices, Inc. • San Jose, CA, United States
[job_card.30_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.

As an AMD intern/co-op, you'll be placed at the epicenter of the AI ecosystem, working alongside experts and industry pioneers. You'll do important work, learn new skills, expand your network, and gain real-world experience on projects that impact millions of end-users worldwide. Whether you're an undergrad or a PhD student, your contributions matter-and your experience here will be a launchpad for what comes next.

JOB DETAILS:

  • Location:San Jose, CA or Santa Clara, CA
  • Onsite/Hybrid:This role requires the student to work full time (40 hours a week), in either a hybrid or onsite work structure throughout the duration of the co-op/intern term
  • Duration:
    • Summer/Fall Co-op:May 18, 2026 - December 11, 2026orJune 22, 2026 - December 11, 2026
    • Summer Internship:May 18, 2026 - August 7, 2026orJune 22, 2026 - September 11, 2026
    • Fall Internship:September 14, 2026 - December 11, 2026

WHAT YOU WILL BE DOING:

We are seeking a highly motivated PhD Packaging Design intern/co-op to join our team and participate in research and development of next-generation product differentiation features with extraordinary ML/AI engineers. This is an excellent knowledge acquiring position with exposure to multiple package families for the FPGA devices.

  • Use Cadence tools for design, modeling and simulations.
  • Use analytical and simulation tools to define package/module design requirements in the project conception stages. Conduct routing, stack-up & component placement studies in addition to completing the package design activities.
  • Develop multi-signal package/module models over 50 GHz bandwidth and suitable test structures for model to measurement correlation.
  • Performing Power Integrity analysis for core as well as IO and generate power delivery network requirements with emphasis on model to measurement correlation
  • Develop scripts for checking package parameters across device families, maintain a database of electrical design guidelines and rules for IO and PDN package layout implementations.

WHO WE ARE LOOKING FOR:

The ideal candidate should have the ability to understand electrical requirements and apply principles learnt in their course work. This role requires good communication skills and work with a senior engineer.

  • Graduate Candidates in Engineering (Electrical, Mechanical)
  • Courses in VLSI, EM, packaging
  • Current working Knowledge of Cadence package design tool is a plus.
  • Working knowledge of 2D/3D package design and modeling tools, such as Cadence, Ansys, AutoCAD etc. is a plus
  • Knowledge on DoE, DFM/DFR is a plus.

Note:By submitting your application, you are indicating your interest in AMD intern positions. We are recruiting for multiple positions, and if your experience aligns with any of our intern opportunities, a recruiter will contact you.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.

This posting is for an existing vacancy.

[job_alerts.create_a_job]

2026 Graduate Packaging Design Co-Op/Intern • San Jose, CA, United States

[internal_linking.similar_jobs]
Advanced Packaging Technologist & Lead

Advanced Packaging Technologist & Lead

Cerebras Systems • Sunnyvale, CA, United States
[job_card.full_time]
Advanced Packaging Technologist & Lead We are seeking an accomplished Advanced Packaging Technologist & Lead to drive the development, integration, and deployment of next‑generation semiconductor p...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Campus Intern - California

Campus Intern - California

J. E. Dunn Construction Group • Santa Clara, CA, United States
[job_card.full_time]
These are the driving forces behind JE Dunn's success.By hiring inspired people, giving them interesting and challenging work, enabling them with innovative tools, and letting them share in the com...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Package Design Engineer

Senior Package Design Engineer

Rambus • San Jose, CA, United States
[job_card.full_time]
Overview Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire an exceptional Senior Package Design Engineer to join our Package Engineering team in San Jo...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior IC Packaging Engineer

Senior IC Packaging Engineer

Axiado Corporation • San Jose, CA, United States
[job_card.full_time]
Company Description Axiado is an AI-enhanced security processor company redefining the control and management of every digital system.The company was founded in 2017, and currently has 100+ employe...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Package Design Engineer

Senior Package Design Engineer

P. Chappel Associates, Inc. • San Jose, CA, US
[job_card.full_time]
Our client is a global System-on-Chip innovator serving industries like AR/VR, ADAS, networking, and data storage.Headquartered in Yokohama with offices worldwide, Socionext delivers advanced semic...[show_more]
[last_updated.last_updated_30] • [promoted]
Summer 2026 Intern, Digital Transformation & Operations Procurement

Summer 2026 Intern, Digital Transformation & Operations Procurement

SanDisk • Milpitas, CA, United States
[job_card.full_time]
Summer 2026 Intern, Digital Transformation & Operations Procurement.Sandisk understands how people and businesses consume data and we relentlessly innovate to deliver solutions that enable today's ...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Energy Supply Student Internship: eLearning Developer

Energy Supply Student Internship: eLearning Developer

Electric Power Research Institute (EPRI) • Palo Alto, CA, United States
[job_card.part_time] +1
Energy Supply Student Internship: eLearning Developer.EPRI was ranked the #4 internship program within the Energy & Renewables industry in 2025 according to Vault (https://vault.EPRI’s Nuclear Sect...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
IC Packaging Technologist

IC Packaging Technologist

Astera Labs • San Jose, CA, United States
[job_card.full_time]
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions.By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organiza...[show_more]
[last_updated.last_updated_30] • [promoted]
Talent Acquisition Partner Intern (Product&Design team) - 2026 Summer (BS/MS)

Talent Acquisition Partner Intern (Product&Design team) - 2026 Summer (BS/MS)

Tik Tok • San Jose, CA, United States
[job_card.full_time]
About the Role We're looking for a motivated and curious Talent Acquisition Intern to support the recruiters responsible for building world-class Product and Design teams at TikTok.As part of our T...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Design Optimization Engineer - LPU Packaging

Senior Design Optimization Engineer - LPU Packaging

Nvidia • Santa Clara, CA, United States
[job_card.full_time]
NVIDIA is looking for a Senior Design Optimization Engineer to join our LPU Packaging team! NVIDIA has been transforming computer graphics, PC gaming, and accelerated computing for more than 25 yea...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Packaging Design Engineer, Silicon

Senior Packaging Design Engineer, Silicon

Google • Mountain View, CA, United States
[job_card.full_time]
Senior Packaging Design Engineer, Silicon _corporate_fare_ Google _place_ Mountain View, CA, USA; San Diego, CA, USA **Mid** Experience driving progress, solving problems, and mentoring more junior...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Summer Camp Intern, Cupertino

Summer Camp Intern, Cupertino

Galileo Learning • Cupertino, CA, United States
[job_card.part_time]
Galileo is a nationally recognized summer day camp dedicated to empowering young innovators to change the world! Since 2002, we've inspired hundreds of thousands of kids across 70+ diverse communit...[show_more]
[last_updated.last_updated_30] • [promoted]
Senior IC Packaging Engineer

Senior IC Packaging Engineer

Microsoft Corporation • Mountain View, CA, United States
[job_card.permanent]
Overview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligen...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Intern- Application Software Development

Intern- Application Software Development

Coherent • Fremont, CA, United States
[job_card.full_time]
Primary Duties & Responsibilities.Implement features end-to-end across desktop and web: plan, code, test, and ship incremental releases.Contribute to a real-time logging and analysis pipeline for d...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior IC Packaging Engineer

Senior IC Packaging Engineer

Axiado • San Jose, CA, United States
[job_card.full_time]
Axiado is an AI-enhanced security processor company redefining the control and management of every digital system.The company was founded in 2017, and currently has 100+ employees.At Axiado, develo...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Transportation Engineering Intern

Transportation Engineering Intern

Mark Thomas • San Jose, CA, United States
[job_card.full_time] +1
Transportation Engineering Intern.San Jose - San Jose, CA 95134 US (Primary).Mark Thomas is hiring Transportation Engineering Interns in San Jose! This 10-week summer program gives current undergra...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Talent Acquisition Operations Intern

Talent Acquisition Operations Intern

Tencent • Palo Alto, CA, United States
[job_card.full_time]
Talent Acquisition Centre Of Excellence.This position will be part of the Talent Acquisition Centre Of Excellence where you will be working on projects and programs which enables recruiters to do t...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Packaging Design Engineer, Devices and Services

Packaging Design Engineer, Devices and Services

Google LLC • Mountain View, CA, United States
[job_card.full_time]
Apply share * linkCopy link * emailEmail a friend Minimum qualifications: * Bachelor's degree in Mechanical Engineering, Packaging Design, or related field, or equivalent practical experience.Compu...[show_more]
[last_updated.last_updated_variable_days] • [promoted]