Talent.com
IC Semiconductor Package Designer
IC Semiconductor Package DesignerBroadcom • San Jose, California, USA
IC Semiconductor Package Designer

IC Semiconductor Package Designer

Broadcom • San Jose, California, USA
[job_card.variable_days_ago]
[job_preview.job_type]
  • [job_card.full_time]
[job_card.job_description]

Please Note :

1. If you are a first time user please create your candidatelogin account before you apply for a job. (Click Sign In >

Create Account)

2. If you already have a Candidate Account please Sign-In before you apply.

Job Description :

IC / Semiconductor Package Designer

Role Overview

We are seeking an experienced IC Packaging Engineer to drive next-generation package architecture design and productization using advanced node silicon (7nm 5nm 3nm and beyond). This role partners closely with chip design system design SI / PI thermal and manufacturing teams to define and deliver industry-leading package solutions. The ideal candidate has deep technical expertise in substrate design floor-planning bump architecture advanced materials and HVM execution.

Key Responsibilities

Package Architecture Co-Design & Optimization

Collaborate with chip design and analog / digital IP / PHY teams (224G / 112G SerDes PCIe Gen 6 / 7 ADC / DAC etc.) to optimize chip floorplan die bump patterns and IO architecture for advanced node products.

Co-optimize package stack-up layer count escape routing BGA pattern and power integrity architecture aligned to system and manufacturing requirements.

Interpret SI / PI parameters (RL IL NEXT / FEXT etc.) to drive signal integrity optimization.

Package Design & Integration

Work with IC design system engineering SI / PI and thermal teams to perform BGA substrate design using Cadence APD or equivalent tools.

Ensure package designs meet SI / PI mechanical high-power thermal and reliability targets.

Define and refine assembly BOM process flows and design rules for advanced packaging technologies.

Define POR for new silicon nodes including bump metallization geometry and process requirements.

Drive implementation optimization and HVM qualification of new package / assembly technologies.

Program Management & Cross-Functional Execution

Own packaging deliverables from concept through substrate design development qualification and high-volume manufacturing.

Lead interactions with assembly substrate and manufacturing partners for NPI bring-up and production ramp.

Provide sustaining support during HVM including multi-source enablement.

Work closely with QA product / test engineering and customer teams to diagnose and resolve quality reliability or manufacturing issues.

Required Qualifications

Bachelors and 8 years or Masters degree and 6 years or PhD and 3 years of related experience;

BS / MS / PhD in Electrical Engineering (Preferred) Mechanical Engineering Materials Science or related field.

Extensive hands-on experience in advanced IC packaging for advanced silicon nodes.

Expertise in substrate design SI / PI principles thermal management and high-speed IO packaging.

Strong understanding of high layer count large body flip chip BGA packaging technology

Proficiency in Cadence Allegro APD / SIP or comparable packaging design tools.

Experience working with global OSATs and substrate suppliers.

Proven ability to drive NPI through HVM with strong cross-functional leadership.

Excellent communication documentation and customer-facing skills.

Additional Job Description :

Compensation and Benefits

The annual base salary range for this position is $120000 - $192000

This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents and equity in accordance with equity plan documents and equity award agreements.

Broadcom offers a competitive and comprehensive benefits package : Medical dental and vision plans 401(K) participation including company matching Employee Stock Purchase Program (ESPP) Employee Assistance Program (EAP) company paid holidays paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race color creed religion sex sexual orientation national origin citizenship disability status medical condition pregnancy protected veteran status or any other characteristic protected by federal state or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA please be sure to fill out a home address as this will be used for future correspondence.

Key Skills

Load & Unload,Ruby,Shipping & Receiving,Forklift,Lift Truck Experience,Basic Math,Packaging,Warehouse Experience,Delivery Driver Experience,Heavy Lifting,Human Resources,RF Scanner

Employment Type : Full-Time

Experience : years

Vacancy : 1

Monthly Salary Salary : 120000 - 192000

[job_alerts.create_a_job]

Ic Package Designer • San Jose, California, USA

[internal_linking.related_jobs]
Senior Optical Packaging Engineer

Senior Optical Packaging Engineer

PsiQuantum • Milpitas, CA, United States
[job_card.full_time]
PsiQuantum'smission is to build the first useful quantum computers-machines capable of delivering the breakthroughs the field has long promised. Since our founding in 2016, our singular focus has be...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Analog IC Layout Design Engineer

Senior Analog IC Layout Design Engineer

E-Space • Saratoga, CA, US
[job_card.full_time]
Ready to make connectivity from space universally accessible, secure and actionable? Then you’ve come to the right place!. E-Space is bridging Earth and space to enable hyper-scaled deployment...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Analog / Mixed-Signal Design Engineer-US Based

Senior Analog / Mixed-Signal Design Engineer-US Based

Mixel, Inc. • San Jose, CA, United States
[job_card.full_time]
Take overall technical responsibility for exciting, state of the art projects in the explosive mobile PHY market.Create the critical components that will interconnect the next generation of mobile ...[show_more]
[last_updated.last_updated_30] • [promoted]
Silicon Packaging Layout Engineer

Silicon Packaging Layout Engineer

Celestial AI • Santa Clara, CA, US
[job_card.full_time]
As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data ...[show_more]
[last_updated.last_updated_30] • [promoted]
Analog IC Designer

Analog IC Designer

Synopsys • Sunnyvale, CA, US
[job_card.full_time]
Descriptions & Requirements.Job Description and Requirements.We Are : Open to hiring for this role to be located in Hillsboro, Boston, Sunnyvale or in Austin. At Synopsys, we drive innovations th...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Substrate IC Package Layout Design Engineer

Substrate IC Package Layout Design Engineer

Etched • San Jose, CA, US
[job_card.full_time]
Etched is building the world’s first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200.With Etche...[show_more]
[last_updated.last_updated_30] • [promoted]
Analog / Mixed-Signal IC Layout Engineer (Senior Level) (San Jose)

Analog / Mixed-Signal IC Layout Engineer (Senior Level) (San Jose)

Yoh, A Day & Zimmermann Company • San Jose, CA, US
[job_card.full_time] +1
Analog / Mixed-Signal IC Layout Engineer.See below for abbreviated job responsibilities and requirements.If, after reviewing, you are interested in learning more about thisor other opportunitiespleas...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Lead Analog IC Designer — High-Speed SerDes & Mixed-Signal

Lead Analog IC Designer — High-Speed SerDes & Mixed-Signal

Cadence Design Systems, Inc. • San Jose, CA, United States
[job_card.full_time]
A leading technology company is seeking a Principal Analog IC Designer in San Jose, California.This role involves the design and development of analog / mixed signal IC circuit blocks.Candidates shou...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Semiconductor Packaging Technical Leader (HYBRID) 2000933

Semiconductor Packaging Technical Leader (HYBRID) 2000933

Cisco Systems, Inc. • San Jose, CA, United States
[job_card.full_time]
Packaging Technical Leader - Semiconductor / #2000933.The application window is expected to close on : December 16, 2025. NOTE : Job posting may be removed earlier if the position is filled or if a su...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Silicon Design Package Engineer - Santa Clara, CA

Silicon Design Package Engineer - Santa Clara, CA

Saransh Inc • Santa Clara, CA, United States
[job_card.full_time]
[filters_job_card.quick_apply]
Role : Silicon Design Package Engineer Location : Santa Clara, CA This role is highly specialized in semiconductor packaging design, requiring strong ED...[show_more]
[last_updated.last_updated_variable_hours] • [new]
Senior Designer - Design Systems

Senior Designer - Design Systems

ID.me • Mountain View, CA, US
[job_card.full_time]
Consumers can verify their identity with ID.Over 152 million users experience streamlined login and identity verification with ID. More than 600+ consumer brands use ID.Commerce Department and is ap...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Package Design Engineer

Senior Package Design Engineer

P. Chappel Associates, Inc. • San Jose, California, United States
[job_card.full_time]
Our client is a global System-on-Chip innovator serving industries like AR / VR, ADAS, networking, and data storage.Headquartered in Yokohama with offices worldwide, Socionext delivers advanced semic...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Silicon design package engineer

Silicon design package engineer

System Soft Technologies • Santa Clara, CA, US
[job_card.full_time]
We have the opportunity below as mentioned.Please have a look and share your updated resume if you feel interested.Only W2 candidates strictly and have a valid visa (US Citizen & GC).Silicon De...[show_more]
[last_updated.last_updated_variable_hours] • [promoted] • [new]
Senior Analog & Mixed-Signal Layout Engineer

Senior Analog & Mixed-Signal Layout Engineer

Omni Design Technologies • Milpitas, CA, US
[job_card.full_time]
The senior analog & mixed-signal layout designer will be responsible for the layout of cutting edge, high performance, high speed CMOS data converters in foundry CMOS process nodes in 5nm, 6nm,...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
Senior Mixed-Signal IC Designer – High-Speed Transceivers

Senior Mixed-Signal IC Designer – High-Speed Transceivers

Real Communications Inc • San Jose, CA, United States
[job_card.full_time]
A leading semiconductor company located in San Jose, California, is seeking a talented engineer to design, simulate, and verify high-speed mixed-signal integrated circuits.The ideal candidate will ...[show_more]
[last_updated.last_updated_variable_days] • [promoted]
IC Layout Designer

IC Layout Designer

TCWGlobal • Cupertino, CA, US
[job_card.full_time]
Cupertino, CA (Hybrid- •Local candidates only).Do you want to help shape the future of wireless technologies that power products used by hundreds of millions of people worldwide? We’re lookin...[show_more]
[last_updated.last_updated_30] • [promoted]
Packaging Design Engineer - Optical Interfaces

Packaging Design Engineer - Optical Interfaces

nEye Systems • Santa Clara, CA, US
[job_card.full_time]
This role is for a highly skilled and experienced.You will be the primary architect of our optical interfacing processes, ensuring high performance and exceptional reliability.You will own the enti...[show_more]
[last_updated.last_updated_30] • [promoted]
Director, ASIC Design

Director, ASIC Design

Credo Semiconductor, Inc. • San Jose, CA, US
[job_card.full_time]
Salary : $210,000 $240,000 a year.Credo is engineering the future of high-speed connectivity for the AI-driven world.With a deeply rooted legacy of innovation and a passion for solving the most comp...[show_more]
[last_updated.last_updated_variable_days] • [promoted]