A leading tech company is seeking an ASIC Design Verification Engineer I in San Francisco, CA. You will work collaboratively with a talented team on innovative communications and network processing silicon. Candidates should have recent or current Bachelor’s degree studies and be familiar with hardware description languages and RTL design tools. This is an entry-level, full-time position offering a chance to impact billions globally while working on cutting-edge technologies in a supportive, team-oriented environment.
#J-18808-Ljbffr
Verification Engineer • San Francisco, California, United States